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Abstract
The integration of low voltage and high voltage circuits on SiC has profound applications. SiC
power devices have proved their superiority in terms of high temperature operation, faster switch-
ing frequencies and larger power densities when compared with Si power devices. The control of
SiC power devices however, lies in the hands of low voltage circuits built on Si. Thus, there exists
a separation in the overall system between the low voltage and high voltage side, which increases
system cost, weight and reduces efficiency. With the advancement in low voltage SiC processing
technology, low voltage control circuits can be made on the same die as power devices, and power
systems will become compact, robust and more efficient.
A new low voltage process in 4H-SiC has been characterized and modeled. In order to design
circuits with the low voltage process, designers need accurate device models for simulation. Cur-
rently, there exist no compact models in the public domain for low voltage SiC MOSFETs. This
work aims at filling that void, by providing a modified PSP model for SiC MOSFETs. In addition,
a new compact model for SiC power MOSFETs has also been developed and validated with char-
acterization data from a commercially available 1200 V, 20 A power MOSFET. A gate driver chip
has been designed and fabricated in 4H-SiC using the developed models. The gate driver chip will
drive commercially available power MOSFETs in an integrated AC/DC converter application.
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Chapter 1
Introduction
1.1 Motivation
The fundamental requirements for all electrical systems is the supply of constant regulated power.
Without the availability of good quality power, even the most sophisticated systems cannot func-
tion. The power supplied by the utility is in the form of Alternating Current (AC) supplied at
a low frequency of 50/60 Hz. With the explosive growth in the popularity of digital integrated
electronics, the demand for efficient and compact AC to DC converters has surged. Traditionally,
power supplies consisted of linear power systems which consisted of a dissipative resistor with a
transformer connected to the main power supply, often operating at 50/60 Hz. The low operating
frequency meant most of the energy was stored in the reactive core of the transformer, which had
to be extremely large and heavy to meet the power requirements. Moreover, due to higher losses
in the core, linear power system efficiency was limited in the range of 30%. The large size and low
efficiency of linear power systems were two major drawbacks of the linear power system.
With the rapid development of power semiconductor devices, a new breed of power supplies
emerged which were known as Switch-Mode Power Supplies (SMPS) [2]. SMPS are typically used
to supply a constant DC voltage output with an AC input, usually from the main power supply as
shown in Fig. 1.1. The SMPS chops the AC signal coming in from the main power supply at a
high frequency, which is then filtered easily into a regulated DC output. The higher frequency of
operation enables a tremendous reduction in the size and weight of the power transformer as well
as other filtering components. By switching at 100 kHz instead of 60 Hz, the overall system size
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can be reduced by more than a factor of eight. This means that the power supply can be made very
efficient as well as compact for any given power density. The development of SMPS represents a
remarkable improvement over the traditional linear power systems. SMPS are now employed in
almost every power system and are crucial to their operation.
Rectification 
& Filtering
High Frequency
Switch
Power
Transformer
Rectification
& Filtering
Pulse-Width
Modulation
AC
Input
DC
Output
Fig. 1.1: General schematic of a Switch-Mode Power Supply
At the heart of any SMPS is a high frequency inverter consisting mainly of power semicon-
ductor devices like Bipolar Junction Transistors (BJTs), power Metal-Oxide Semiconductor Field
Effect Transistors (MOSFETs), Junction Field Effect Transistors (JFETs), Insulated Gate Bipolar
Transistors (IGBTs) etc. In addition to the power devices, the inverter also consists of rectifiers,
inductors, capacitors and a transformer. The arrangement of all the components determines the
topology of the inverter and determines the modes of operation, direction of power flow and other
important characteristics of the SMPS. The selection of the type and material of the power semi-
conductor device inside the inverter plays a pivotal role in the performance of the system.
Power transistors can be broadly classified as bipolar or unipolar devices. Power BJTs have
excellent low on-state resistance but are slow at turning off due to their bipolar nature. IGBTs also
suffer from the same problem, and have a ‘tail-current” while turning off. This tail-effect is due to
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the finite time required for the excess carriers in the base region of bipolar transistors to recombine
before the transistor can start blocking again. As a result, BJTs and IGBTs are suitable for low
frequency, high voltage blocking applications with low-on state conduction losses. Due to their
higher turn-off time, their switching losses overtake the conduction losses and the bipolar devices
become unsuitable at higher frequencies due to low efficiency.
On the other hand, unipolar devices like power MOSFETs have excellent switching charac-
teristics as there is no recombination effect in these devices during switching. The switching of
a power MOSFET involves only the charging and discharging of the internal capacitances. As
a result, power MOSFETs are highly suitable for high frequency applications. However, since
there is no conductivity modulation effect in the unipolar devices, their on-state resistance rises
sharply with increasing blocking voltage. Thus, vertical silicon power MOSFETs are limited to
applications requiring blocking voltages less than 200 V. At higher blocking voltages, the on-state
resistance of silicon based unipolar devices becomes prohibitive from a conduction loss point of
view and bipolar devices dominate due to their excellent on-state characteristics.
The lower voltage blocking limit of power MOSFETs holds true for silicon, which has been
the staple material for fabricating power MOSFETs until recently. The rapid development of wide
bandgap materials like silicon carbide is changing the playing field for unipolar devices. SiC
power MOSFETs have shown excellent switching and conduction performance in the 1 kV to
10 kV blocking voltage applications, an application space traditionally dominated by Si IGBTs
[3]. SiC power MOSFETs also offer very high switching frequencies without sacrificng power
efficiency owing to their unipolar nature, something that IGBTs simply cannot offer due to their
bipolar nature. SiC power MOSFETs are becoming very attractive for power applications for the
following reasons:
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• They are voltage-controlled devices, which require simple gate-drivers thus reducing the cost
and complexity of gate-drivers.
• Being unipolar in nature, their on-state resistance increases with temperature which makes
current sharing very straight-forward. As a result, power MOSFETs can be paralleled easily
to meet any current ratings needed for the application.
• Their unipolar nature allows them to switch at very high frequencies with low switching
losses. Operating at higher frequencies is very attractive from a system design point of
view because the size and weight of the transformers and other passive components show a
tremendous reduction with increasing frequency. Higher frequencies result in a much smaller
overall system.
Despite the fact that SiC power MOSFETs are able to switch at higher frequencies, the overall
system’s operational frequency is still limited by the presence of parasitic inductances introduced
by the long wires connecting the different discrete components in the system. In a multi-layered
printed circuit board (PCB), several techniques are employed to minimize the inductances of the
wire traces in order to be able to switch at higher frequencies. In order to capitalize on the ability of
the SiC power MOSFETs to switch at high frequencies, there need to be ways to minimize external
parasitic inductances. Since the interconnect wires contribute significantly to the system parasitic
inductances, a novel approach to minimizing parasitic inductances is to integrate the gate-driver
onto a single chip as shown in Fig. 1.2.
Integrated circuits shrink dimensions by orders of magnitude thereby reducing parasitic induc-
tances to a minimum. In order to integrate the gate-control circuitry on the power MOSFET die or
near it (e.g. a flip-chip approach with two separate dies), a low voltage process in SiC is required
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Fig. 1.2: Integration of gate driver with the power MOSFET
to facilitate the development of the gate-driver chip. The low voltage process should be able to
support active devices like MOSFETs or JFETs and passive devices like resistors and capacitors,
to allow system-level design. Currently, there are no commercial low voltage SiC processes in the
market. Thus, there is a strong need to develop such a process in SiC, and characterize it over
temperature. In addition, necessary design tools like compact models for the various components
in the process must also be developed to enable large-scale integrated circuit design on SiC. With
such a process in place, fully integrated power system solutions can be developed which have the
power-stage and control stage all on a single die.
Cree Semiconductor Research has developed a new low voltage process in 4H-SiC which can
be integrated with their existing 4H-SiC power MOSFET process to build low voltage components
on the SiC die. The process supports n-type enhancement and depletion mode MOSFETs as active
devices, and resistors and capacitors for passives. Being a new process, it is not well characterized
and there exist no compact models to support circuit design for it.
The ultimate objective of this work is to enable the design of a gate driver chip using the low
voltage SiC process. The gate driver chip can be integrated with the commercially available SiC
5
power MOSFET on a single die, minimizing system size and enabling high frequency operation.
The gate driver chip will contain digital, analog and mixed-signal integrated circuits using the new
SiC process. The objective can be broken down into the following key components:
• Develop a compact model for the commercially available 1200 V, 20 A SiC power MOSFET,
which is the key component of the power stage
• Design a test-chip to fully characterize the new low voltage SiC process over temperature
• Using the test-chip, identify the desirable substrate qualities like doping profile, growth type
(epilayer vs. implant) to enable all n-MOS circuit design
• Characterize the low voltage n-type enhancement and depletion MOSFETs over temperature
• Develop geometry and temperature scaled compact models for the low voltage SiC MOS-
FETs
• Validate the compact models by characterization data from devices, and system level simu-
lations
1.2 SiC Power MOSFET Modeling
The key component of the power stage is the 1200 V, 20 A SiC power MOSFET. In order to se-
lect the best topology for the application, an accurate compact model of the power MOSFET is
needed. With the help of the model, designers can simulate and analyze the performance of their
designs for each topology. In addition, the model also provides detailed information about power
loss estimates, switching speeds, etc. which help the designers in narrowing down their topology
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choices. Designers also have the added advantage of being able to select passive component val-
ues and layouts prior to any prototype development of their final topologies. Without the aid of
compact device models, designers would need to build prototypes for each topology which is a
time-consuming and expensive affair. Thus accurate compact models are an indispensable tool for
any development process.
The first part of work presented in the dissertation deals with the development of a compact
model for SiC power MOSFETs. The requirements for the power MOSFET model are:
• It should have a good description of the underlying equations that govern device behavior
• It should be accurate and predict the device characteristics well against measured data
• It should converge well in large system level simulations
• It should be able to scale over temperature from 25 °C to 225 °C which is the intended
application range
• It should have an efficient and clear way of extracting parameters.
In order for the model to be able to replicate and predict the characteristics of a real 1200 V, 20
A SiC power MOSFET from Cree, the devices are first characterized to extract their electrical
characteristics for different test setups. The model’s parameters are then extracted using the mea-
sured device characteristics. Finally, the model with the new extracted parameters is simulated
in different configurations in a virtual test-bench and the results of the simulation are compared
with measured results using real devices. This process is called parameter extraction and is vital to
the adoption and popularity of any compact model. The power MOSFET model also has built-in
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temperature scaling equations which scale its parameters to predict the device characteristics over
a wide temperature range.
1.3 SiC Low Voltage MOSFET Modeling
The proposed methodology to reduce system parasitics to a minimum is by integrating the gate-
driver circuitry on the power MOSFET wafer or on a separate die which is bonded very close
to the power MOSFET. The gate driver will be developed entirely in SiC using depletion and
enhancement type n-MOSFETs. In order to characterize the new 4H-SiC low voltage process
from Cree, a test-chip has been developed in the first run with several test components on it to
characterize the properties of the process. Like in the case of the power MOSFET model, circuit
designers require high accuracy device models to enable the design of the gate-driver circuitry.
Low voltage MOSFETs are available in several different geometries (different widths and lengths
or W/L) which presents a new dimension of geometry scaling in the Low Voltage MOSFET model
(LVMOS model) in addition to temperature scaling. Being a new process, there do not exist any
models for low voltage SiC MOSFETs. The PSP low voltage MOSFET Model [1, 4] has been
chosen as a starting point for developing LVMOS models for SiC MOSFETs as it has shown
excellent performance for sub-micron MOSFET technologies down to 20 nm [5] for Si MOSFETs.
The PSP model code has been modified to include material specific constants for SiC like band-
gap, mobility and carrier concentrations. A big issue in the modification of an existing model is to
ensure the continuity of the model across all regions of operations to avoid any convergence issues.
The developed model has been shown to scale over geometry as well as temperature (25 °C to 225
°C) and has been used to simulate numerous circuits for the gate-driver chip.
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1.4 Dissertation Structure
The dissertation has been organized as follows:
• Chapter 2: Background – The fundamental properties of SiC have been presented with focus
on the changes implemented to the Si PSP model. An introduction to the field of compact
modeling has also been provided
• Chapter 3: SiC Low Voltage Process – The development of the test chip for characteriz-
ing the new low voltage SiC process has been presented. The results of wide temperature
characterization of low voltage MOSFET device arrays have also been shown
• Chapter 4: SiC PSP Model – The SiC PSP model has been presented with a brief background
and modeling results for the n-MOSFETs in the low volage process
• Chapter 5: Power MOSFET Model – The power MOSFET model along with a new datasheet
driven parameter extraction strategy has been described
• Chapter 6: Model Simulation Verification – Results of validation of the models in system-
level simulations have been presented
• Chapter 7: Conclusion And Future Work – A summary with key contributions of the work
and future work has been presented
9
Chapter 2
Background
2.1 SiC Material Properties
Silicon carbide has emerged to be one of the most attractive materials for the development of cut-
ting edge power devices which feature very low on-state losses combined with excellent switching
performance. Unipolar devices made in SiC like Schottky diodes, Junction Field Effect Transis-
tors and Metal Oxide Semiconductor FETs have demonstrated orders of magnitude improvement
in performance from their Si counterparts, thus pushing unipolar devices into the envelope of
medium power density, a regime once only possible to their bipolar counterparts. This chapter
discusses some of the important properties of SiC that has enabled such drastic improvements in
device performance from Si.
Unipolar devices operate on the principle of conduction of majority carriers between two termi-
nals which is controlled by a signal on the third terminal. Being unipolar in nature, the conduction
of current is strongly dependent on the fundamental properties of the semiconductor like mobility,
intrinsic carrier concentration etc. SiC exists predominantly in 3 poly-types based on its crystal
arrangement: 3C, 4H and 6H. Table 2.1 compares the important electrical and thermal properties
between different poly-types of SiC and Si. 4H-SiC is preferred over the other poly-types because
it has the highest mobility and bandgap among the three.
Note: For the sake of brevity, the term SiC refers to 4H-SiC in this document unless specified
otherwise.
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Table 2.1: Electrical and thermal properties of Si and polytypes of SiC
Si 3C-SiC 6H-SiC 4H-SiC
Bandgap (eV) 1.1 2.39 2.86 3.26
Intrinsic Electron Mobility (cm2/Vs) 1400 1000 600 1070
Critical breakdown Field (MV/cm) 0.3 2 3 3
Thermal Conductivity (W/K.cm) 1.5 4.9 4.9 4.9
2.1.1 Band Gap
The biggest difference between SiC and Si is their bandgap which results in different electrical
properties. Si has a bandgap of 1.1 eV whereas 4H-SiC has a bandgap of 3.26 eV. A larger bandgap
results in a smaller thermal generation of carriers in the depletion region. Since thermally generated
carriers constitute the leakage current in the off-state, SiC has considerably less leakage current for
a given blocking voltage as compared to Si. The variation of bandgap of 4H-SiC with temperature
is given as [6]
Eg = 3.26−6.5×10−4 T
2
(T +1300)
(2.1)
The intrinsic carrier concentration is determined by the concentration of thermally generated
electron-hole pairs at any given temperature, which is a strong function of the bandgap. For exam-
ple, the intrinsic carrier concentration of Si increases from 1.01×1010 cm−3 at room temperature
to 3.90×1015 cm−3 at 600K as shown in Fig. 2.1 [7]. The background doping concentration of
the lightly doped regions in the device is in the order of 1015 cm−3. Thus it can be seen that for
Si, the intrinsic carrier concentration overshadows the background doping concentration beyond
600 K, and the region no longer posses the doped properties making the device inoperable. SiC on
the other hand has a very low intrinsic carrier concentration, in the order of 10−11 cm−3 at room
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temperature, and increases to only about 1011 cm−3 at 1000 K. This low carrier concentration at
elevated temperatures enables SiC devices to retain their doped region properties over a wide range
of temperature.
The intrinsic carrier concentration of SiC as a function of temperature can be modeled as
ni ≈ 1.7×1016T 3/2e−(2.08×104)/T (2.2)
Equations (2.1) and (2.2) have been implemented in the SiC PSP model.
Fig. 2.1: Intrinsic carrier concentration of Si and 4H-SiC over temperature
2.1.2 Critical Breakdown Electric Field
One of the main advantages offered by SiC is a high value of the critical breakdown electric field.
The breakdown of a material can be understood by the impact ionization process that takes place
12
in the presence of an electric field inside the material. A charged particle like an electron, under
the influence of an electric field will accelerate in the direction opposite to the applied field. As
it accelerates through the material, it will eventually collide with a lattice atom and impart some
of its energy to the atom. If the imparted energy is higher than the bandgap of the material, an
electron inside the atom absorbs the excess energy and jumps to the conduction band, thus creating
an electron-hole pair. This electron-hole pair in turn accelerates in the presence of the external
electric field, and in similar fashion have a chance to collide with other lattice atoms. The critical
breakdown electric field is defined as the maximum electric field that can be sustained across the
material before the generation of electron-hole pairs due to impact ionization becomes a destructive
process and results in a sudden large increase in current through the material. The impact ionization
process can be described by the Chynoweth Law [8, 9] as
α= ae−b/E (2.3)
The extracted values of a and b as a function of electric field for Si [10, 11, 12] and SiC [13]
are shown in Fig. 2.2. It can be seen that the SiC can support 10 times as much electric field as Si
for the same ionization coefficient which directly relates to the critical breakdown voltage.
2.1.3 Bulk Mobility
The resistivity of the drift region is given by
ρN =
1
qµNND
(2.4)
13
Fig. 2.2: Impact ionization coefficients of Si and 4H-SiC at room temperature
where µN is the mobility of electrons in the bulk material and is a function of temperature and
doping concentration, ND. Bulk electron mobility for SiC at room temperature as a function of
doping density is modeled as [14]
µN0 (SiC) =
4.05×1013+20ND0.61
3.55×1010+ND0.61
(2.5)
As can be seen from (2.5), the bulk electron mobility for SiC decreases with increased doping
concentration due to increased Coulombic scattering of electrons by the ionized impurities. The
variation of bulk mobility with temperature is given as [14]
µN (SiC) = µN0
(
T
300
)−2.7
(2.6)
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(2.5) and (2.6) can be combined to yield the mobility variation with temperature and doping density
as
µN (SiC) =
4.05×1013+20ND0.61
3.55×1010+ND0.61
(
T
300
)−2.7
(2.7)
The treatment of surface mobility is very important to the behavior of low voltage SiC MOSFETs,
and will be treated in a separate section in Chapter 3.
2.2 SiC Power MOSFET
While the concept of the Field Effect Transistor [15] has been around before the development of the
Bipolar Junction Transistor [16], FETs could not be made physically before BJTs due to problems
associated with making a good quality interface which is fundamental to their operation. The first
power MOSFETs in Si was developed in 1976 after issues related to oxide reliability were resolved
by the CMOS community [17]. The proposed power MOSFET was based on the double diffused
structure also known as the DDMOSFET structure. It was a P-type Si MOSFET featuring a P-drift
region and a P-channel. However, due to the low hole mobility in bulk and the inversion channel
in both Si and SiC, power MOSFETs are preferred to be N-type featuring a N-drift region. For
example, in SiC the bulk mobility of holes is 125 cm2/V.s while the bulk mobility of electrons is
950 cm2/V.s [18, 19] in the drift region.
The DDMOSFET structure is shown in Fig. 2.3(a). The N+ source and P- base region are
formed by implanting boron and phosphorus using the self-aligned gate poly-silicon edge as ter-
mination. Due to different diffusion rates for the boron and phosphorus in Si (boron having higher
diffusivity), their lateral drive-in lengths varies with the drive-in time and temperature. The n-
channel in the Si power MOSFET is defined by the lateral extension of the P- base region under
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the gate oxide. By accurately controlling the drive-in time, precise sub-micron channel lengths can
be obtained without the need for high resolution masks. The elimination of high resolution masks
significantly reduces the production cost. The DDMOSFET process proved to be highly succesful
in the production of Si power MOSFETs with low costs.
However, due to the low diffusivity of dopants in SiC, a different method is used to fabricate
SiC power MOSFETs with the same structure as the DDMOSFET. Instead of using the gate oxide
termination edge to define the channel, separate implant edges must be use to define the channel
length in a SiC power MOSFET. As a result, for sub-micron channel lengths, high resolution
lithography is required which increases the cost of production. This type of process is called the
double implant process and the structure is known as DiMOSFET or DMOSFET in short. Despite
the differences in the fabrication steps, the final structure for the DDMOSFET and the DiMOSFET
look similar (with differences in doping profiles), and the structure shown in Fig. 2.3(a) is valid
to study the operation of SiC power MOSFETs. The term DMOSFET in this dissertation refers
to the final structure, and it is implied that the DiMOSFET process is used to fabricate SiC power
MOSFETs.
The on-state resistance of the DMOSFET structure is given as
RON = RContacts + RChannel + RJFET + RDri f t (2.8)
The various regions contributing to the on-state resistances are shown in Fig. 2.4. Since the
major limitation to the performance of the power MOSFET is the on-state resistance, different
structures and processing methods have been proposed to reduce the on-state resistance for a given
blocking voltage. One such novel approach, borrowed from the DRAM industry in the 90s was
16
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Fig. 2.3: Power MOSFET structures
the UMOSFET structure, shown in Fig. 2.3(b). The UMOSFET structure features a trench-gate
with a vertical channel formed in the P-region next to the gate oxide. The UMOSFET structure
completely eliminates the JFET region present in the DMOSFET structure, and as a result reduces
the effective on-state resistance for the same blocking voltage. In the UMOSFET structure, the
sharp trench corners in the gate-oxide become a problem when the devices need to be designed to
support higher blocking voltages. The electric field developed in the semiconductor material is also
present in the gate oxide, and the relative values for the electric field between the semiconductor
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and the oxide is given as
EOxide
ESemi
=
εSemi
εOxide
(2.9)
where EOxide is the electric field inside the oxide, ESemi is the electric field inside the semicon-
ductor, εOxide is the relative permittivity of the oxide and εSemi is the relative permittivity of the
semiconductor. Thus, (2.9) yields EOxide ≈ 3ESi for Si and EOxide ≈ 2.5ESiC for SiC. The critical
breakdown electric field for Si is of the order of 3×105 V/cm, which keeps the value of electric
field in the oxide to below its critical breakdown value, which is in the order of 3×106 V/cm [7].
However, the critical breakdown field for SiC is in the order of 9×106 V/cm, which exceeds the
critical breakdown limit of the gate-oxide causing reliability issues. Since SiC power MOSFETs
are designed to support higher blocking voltages than Si, the UMOSFET structure is not a viable
option for SiC MOSFETs without special shielding techniques for the gate oxide [20].
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Fig. 2.4: Contributions to the on-state resistance in a DMOSFET structure
The first SiC power MOSFET was demonstrated in 1992 [21] which was based on the UMOS-
FET structure. It suffered from oxide-breakdown in the trench corners and had low surface in-
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version mobility. In order to improve upon the low surface inversion mobility, an accumulation
FET (ACCUFET) was proposed in 1997 [22]. The ACCUFET was a vertical 6H-SiC MOSFET
structure with a breakdown voltage of 350 V and specific on-state resistance of 18 Ω.cm2. In order
to circumvent the problems of oxide breakdown in the UMOSFET structure, the SiC DMOSFET
structure was developed and a SiC DMOSFET with breakdown voltage of 760 V was demonstrated
[23]. In 2002, a 2.4 kV 4H-SiC DMOSFET was developed [24] which had a specific on-state re-
sistance of 42 Ω.cm2. Later in 2002, 3 kV and 5 kV UMOSFETs were demonstrated, which
had gate-oxide protection and junction termination extensions [20, 25]. In 2004, a 10 kV power
MOSFET was reported in 4H-SiC [26]. Later in 2007, with improvements in SiC manufacturing
technology, state-of-the-art 10 kV 4H-SiC DMOSFETs were demonstrated [27] with specific on-
state resistance of 111 Ω.cm2. In 2009, 1200 V, 60A power MOSFETs were demonstrated with
on-state specific on-state resistances as low as 9 Ω.cm2 [28]. 1200 V, 20 A SiC power MOSFETs
with current rating of 30 A have also been demonstrated with lower specific on-state resistance of
7.1 Ω.cm2 [29]. However, due to issues with reliable and repeatable manufacturing of SiC power
MOSFETs [30], their commercialization has been very slow. To date, only Cree Inc., offers a set of
1200 V SiC power MOSFETs commercially with different current ratings and on-state resistances
[31]. The power MOSFET used for the development of the SiC power MOSFET model in this
thesis is the commercially available 1200 V, 20 A SiC power MOSFET from Cree (CMF20120D)
[32].
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2.3 Development Challenges
While the merits of using SiC over Si in the design of power MOSFETs is great in theory, there are
numerous challenges faced by the industry in the commercialization of SiC technology. One of the
challenges is the low channel inversion mobility, which arises due to three main reasons: (a) the
wide bandgap of SiC results in much higher electric fields at the surface which increase surface
scattering, (b) the large density of interface states at the SiC/SiO2 interface and (c) high degree of
surface roughness due to ion implantation and high temperature activation [33, 34].
By definition, inversion occurs in a MOSFET when the bands at the semiconductor/insulator
interface bend lower (in case of a P-substrate) by an amount equal to twice the bulk potential (the
difference in the energy level of the Fermi level and intrinsic level in the bulk). As a result, due
to the wide bandgap in SiC, the bands have to bend a lot more than in Si which implies much
larger electric fields at the interface in SiC (due to increased depletion width). It has been shown
that surface roughness mobility varies inversly with the square of electric field which leads to
lower surface inversion mobility in SiC [35]. The doping density of the P-substrate also affects
the surface mobility indirectly by controlling the electric field developed at the surface. As doping
is increased, the electric field on the surface increases which adversly affects the surface mobility.
Thus, in order to increase the surface mobility, the substrate doping must be reduced.
The requirement of the reduction of substrate doping to improve surface mobility contradicts
the requirement of a larger substrate doping for obtaining a reasonable value of the threshold
voltage over temperature. The threshold voltage of a MOSFET is given as
VT =VFB +
√
2qεSiCNAΦs
C0
+ Φs (2.10)
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VFB =Φms− QiC0 (2.11)
C0 =
εSiC
T0
(2.12)
where Φms is the work-function between the metal and semiconductor, Qi is the trapped charge in
the oxide, Φs is the surface potential at inversion, NA is the doping density of the substrate and T0 is
the thickness of the oxide. The threshold voltage of the MOSFET is decreased due to the presence
of a large number of trapped positive charges in the oxide (of the order of 1012 cm−2, which
contribute to the term Qi in (2.11). As temperature increases, the threshold voltage decreases.
In order to ensure reliable operation over high temperature, it is attractive to have a high enough
value of threshold voltage so the the drain current stays below 1µA in the off-state even at high
temperatures. However, the threshold voltage should not be so large that it places a burden on the
gate-driver to switch the device from fully-on to fully-off states at high frequencies. Increasing the
doping of the substrate also allows reducing the thickness of the drift region, which reduces the
on-state resistance of the power MOSFET. In SiC MOSFETs, it is desirable to reduce the number
of positive fixed charges in the oxide so that the doping requirements of the substrate become more
relaxed. Striking the balance in the substrate doping to achieve desirable surface mobility and
threshold voltage is a challenging task.
Another challenge arises due to the the thinner drift regions in SiC DMOSFETs. In order to
reduce the on-state resistances, the drift layer in SiC DMOSFETs is doped 100 times more than in
Si, which allows the reduction of drift layer thickness by an factor of 10. The input capacitance of
the DMOSFET consists of the overlap capacitance between the gate and the source-metallization
CGS, which can be treated as constant for the sake of argument and the capacitance between the gate
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and the drain in the form of a series combination of the gate oxide capacitance Cox and the depletion
layer capacitance CGD j as shown in Fig. 2.5. The depletion layer capacitance is simply calculated
as the parallel plate capacitance between the interface and the edge of the depletion width which
varies with the doping density. As the doping density increases, the depletion width reduces which
in turn increases the value of the depletion capacitance. Since the depletion capacitance is much
smaller than the oxide capacitance when the device is in the blocking state, the effective input
capacitance is determined by the value of the depletion capacitance which increases sharply with
increasing doping density. This places harsh dv/dt requirements on the DMOSFET as well as the
gate driver to switch the device at higher frequencies.
Gate
N- Drift Region
Source
N+ Buffer
Drain
P+ N+
P
CGS
Cox
CGDj
CDSj
Fig. 2.5: Internal capacitances in the power MOSFET
Finally, the SiC/SiO2 interface also contains a large density of interface traps [36]. The pres-
ence of interface traps has a two-fold effect: (a) when gate voltage is applied, some of the electrons
are trapped in the interface states which reduces the electrons available for conduction and (b) the
trapped electrons act as scattering centers which increasing Coulumbic scattering effects on the
surface. Several improvements for the oxidation of the SiC interface have been proposed which
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include Metal Enhanced Oxidation (MEO) and annealing in the presence of NO [37] which aim at
reducing the density of interface states at the SiC/SiO2 interface. Capped activation of anneals with
graphitized resists have shown improvement in the roughness of the interface, which would help
in improving the overall surface inversion mobility [34]. Further improvements in the processing
of the interface would help in the commercialization of a larger array of SiC power MOSFETs.
2.4 Device Modeling
SiC power MOSFETs have seen rapid development in the last decade. While structurally similar
to the Si power MOSFET, there are numerous differences in the material properties, device dimen-
sions and the behavior of the internal regions of the device that warrant the development of models
specifically for SiC power MOSFETs. Device models can be broadly classified as
• Numerical models
• Compact models
• Table look-up models
2.4.1 Numerical Models
Numerical device models solve the fundamental drift-diffusion equations and current continuity
equations in the various regions of the device to yield information about the device characteristics.
The inputs to numerical models are device structure, mesh definition, doping profiles, material
parameters and other processing information relevant to the device itself. There are several com-
mercial device simulators available like TCAD Sentaurus and Medici from Synopsys [38] and
Atlas from Silvaco [39] that provide various tools for each step in building a numerical model of
23
the device. For example, the TCAD Sentaurus Tool has various tools built in like Sentaurus Process
to emulate processing steps, Sentaurus Mesh to create and refine meshes on any structure, Sentau-
rus Structure Editor that lets the user edit and create device structures using a GUI and Sentaurus
Device that simulates the device structures built in the other tools.
There are numerous advantages of using numerical models. Firstly, once calibrated to a certain
process, numerical models can reasonably predict device characteristics of structures that have not
been characterized or are entirely different devices, as long as all the underlying physical phe-
nomena have been captured and provided to the device simulator. For example, once the mobility
of the material being simulated has been properly characterized under various conditions, the de-
vice simulator will be able to predict the current through the material of arbitrary geometry under
the presence of an electric field. However, unobserved phenomena will not be captured by the
numerical simulator and as a result, the quality of material characterization and device simulator
equations heavily determines the outcome of numerical models. Since device simulators solve 2
dimensional differential equations at a large number of mesh points, the simulations are often very
time consuming. The large number of mesh points also places the burden of properly defining
the mesh density in the regions of interest in the device to ensure proper convergence, reasonable
simulation time and high resolution of data in the regions of interest. While numerical models are
extremely useful in understanding a process and designing and optimizing devices in it, they are
computationally intensive. As a result, they are rarely used in circuit simulators to design circuits.
2.4.2 Compact Models
While designing circuits, the circuit designers are not interested in obtaining information about the
concentration of electrons and holes in the various regions of the device, nor are they interested
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in the built-in electric fields and potential distribution inside the device. They are more interested
in accurate prediction of device performance, proper convergence across various bias conditions
and quick simulation times of their circuits. Compact models bridge the gap between the re-
quirements of the circuit designer and the plethora of information provided by numerical models.
Compact models are generally built for specific device families and are valid for a range of device
sizes. Compact models are generally built in different Hardware Description Languages (HDL)
like Verilog-A, VHDL and MAST. Different simulators support different HDLs. For example,
the HSPICE simulator from Synopsys and the Spectre simulator from Cadence support Verilog-A,
while MAST is a proprietary language supported by the Saber simulator from Synopsys. Verilog-A
is generally supported by a large number of simulators, and as a result, the compact models de-
veloped in this dissertation have been developed in Verilog-A. There are various compact models
available in the public domain for different devices like:
• MOSFET – BSIM1-BSIM4 from University of California, Berkeley [40], PSP and MOS
Model 11 from NXP Semiconductor [1], HiSIM from Hiroshima University [41] and SPICE
Level 1-17 from different vendors
• BJT – Mextram from NXP Semiconductor [42], VBIC [43] and Gummel Poon [44]
• Power MOSFET – UA model [45], Saber model, McNutt model [46]
• IGBT – Hefner’s IGBT model [47]
In a compact model, the device structure is broken down into various nodes, some of which
are external and others are internal. The external nodes are available to the circuit simulator where
the various biases are applied to the device. For example, a MOSFET has gate, drain, source and
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substrate nodes as external nodes. The internal nodes are defined in order to divide the device
structure into different regions based on the physics of operation.
After the structure of the model is defined, equations are formulated for each branch of the
device based on actual device physics. The detail in the description of the equations determines
the complexity and number of factors accounted by the model. The equations inside a compact
model have several model parameters in them, that allow the tailoring of the model to different
device characteristics. For example, a simple resistor model has a parameter R, that determines
the resistance of the resistor. More advanced models may also contain other parameters like the
temperature co-efficient, stress inside the resistor etc. Compact models are often identified by
levels. A level 1 model is a very simplified model of a device, and is useful to assist in rough
calculations of a circuit. The advantages of a level 1 model are that they are very easy to tailor
to a particular device (albeit the fitting of the model to the device may not be very accurate), are
fast to simulate and thus are ideal to be used in logic circuits and in general provide a very quick
estimate on the performance of a device in a circuit. However, in order to design detailed circuits,
more complex models are used which account for several second order effects in the device. A
good compact model generally possesses the following qualities:
• Level of detail – Since every compact model is designed for an intended application space, the
needs of the application space should be sufficiently met by the compact model. For example,
compact models for digital applications need to be very fast and may skim on the degree of
effects modeled as long as some basic criteria of device characteristics are met. This is because
the number of devices used in digital circuits is very large, and models need to be simple enough
to simulate in reasonable time. On the other hand, analog applications require a lot more detail
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about the device characteristics, and compact models for analog design have to be more thor-
ough, but can be a bit slower as the number of devices in analog circuits is smaller. Another
example is the contrast between power device models and IC design models. Since power de-
vices are generally of a given rating and do not vary by geometry, a power device model does
not need any device scaling equations. On the other hand, in IC design, devices with different
W/L ratios are used, and their models are geometry scaled, where changing the W and L inside
the model appropriately affects the outcome of the simulation. Hence, the most important thing
when developing a compact model is to properly identify the application space and tailor the
model according to it.
• Parameter Extraction – While often overlooked in a number of models, the parameters gov-
erning the model behavior play a very important role in the adoption of the model. Compact
models generally have a parameter extraction procedure to extract parameters for a given pro-
cess or device. The parameter extraction procedure relies on the availability of a set of measured
data from the devices, an optimizer to optimize the parameters to the data and a flow of pa-
rameter extraction, where parameters extracted in each step are used for subsequent steps. The
problem of parameter extraction is compounded by the fact that modern compact models for
state-of-the-art sub-micron processes have over 200 parameters, and the formulation of an ex-
traction strategy is a daunting task. Since several parameter sets can result in very similar device
characteristics, the parameter extraction strategy must be able to separate the various parameters
during the extraction process and provide reasonable value ranges for the extracted parameters
as a sanity check during the extraction process. Parameter extraction determines the degree of
adoption of any model by the user community, as a complex and highly accurate model is of no
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use to a designer if parameters for it are not readily available.
• Convergence – Convergence of compact models is often the bug that bites any compact model
developer the hardest. Compact models comprise of several non-linear equations which are all
tied together by the various nodes. Different simulators solve the various equations in different
ways, but the underlying principles remain the same. SPICE was the first simulator developed
for the IC industry [48] at University of California Berkeley. The algorithms defined by SPICE
are the general widespread algorithms used in circuit simulators today. In order for the simu-
lator to arrive at a correct solution (with proper tolerances), the equations inside the compact
models must properly flatten in the simulator and discontinuities in the formulation of various
branches must be avoided. This poses a challenge while developing the model equations for any
device. For example, in order to connect the sub-threshold and fully-on regimes of a MOSFET,
the channel equations must transition from one regime to the other without any discontinuities.
Given the number of regimes possible in a modern sub-micron device, fixing convergence is-
sues in a compact model is quite a challenge, and must be thoroughly tested before a model is
released.
2.4.3 Table Look-Up Models
Table look-up models, as the name suggests are entirely based on characterization data from the
device. A table look-up model is formed by creating a large database of measured device data,
and the model then interpolates all the data to yield device characteristics in between. If sufficient
device data is available, table look-up models are an excellent place to start simulating the device
quickly and accurately. Some of the advantages offered by table look-up models are that they are
28
quick and easy to implement, and since they are based on the device data, they are as accurate as the
device data. A major limitation of a table look-up model is that since it is based completely on the
device data, it cannot predict outside of the available data range. Thus all the regimes of operation
of a device must be characterized thoroughly before implementing them in a table look-up model.
Another limitation is that if sufficient device data is not available, table look-up models cannot be
used since they need explicit values to be able to interpolate all the regimes of operation.
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Chapter 3
SiC Low Voltage Process
In order to enable the design of the integrated gate-driver chip on a SiC substrate, Cree has offered
the use of their 2µm process. The process is used for their power devices with a few modifications.
It features all n-MOS enhancement and depletion type planar-MOSFETs with a target breakdown
voltage of 20 V. Being an all n-MOS process, it offers interesting challenges to the circuit designers
to take existing CMOS topologies and convert them into all n-MOS architecture while keeping the
efficiencies as normally expected.
This process is one of the first of its kind from Cree, developed specifically for the purpose of
developing an integrated gate-driver with their commercially available power MOSFETs. Since
the process is new with these extensions, it needs to be characterized in order to gain more un-
derstanding about the various components fabricated with the process, including LV MOSFETs,
resistors and capacitors. In order to do that, a 7 mm×7 mm test chip was designed and fabricated
with several components that would yield valuable data for the development of a compact model
for LV SiC MOSFETs. The following sections will describe the design process of the test-chip
with emphasis on the LV MOSFETs.
3.1 Test Chip Design
The purpose of the test-chip was to allow the discrete characterization of different types of com-
ponents in the process. This included characterization of enhancement and depletion MOSFETs
with different W/Ls, metal and poly-resistors of different area and capacitors with different area
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and configuration. In addition to characterization of the components, design rules were also ver-
ified for consistency. For example, the minimum separation between two metal layers is defined
as 5µm. In order to verify this rule, several parallel wires were laid out at a separation of 5µm,
which were isolated from each other. A measure of resistance between any two wires in the struc-
ture yielded whether the 5µm separation can be uniformly obtained throughout without any of the
metal traces shorting to each other. A complete layout of the test-chip is shown in Fig. 3.1. In
order to characterize the various components, the test-chip includes the following blocks:
• Device Array
• Large Devices
• Resistors
• Capacitors
• Isolation Structures
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Fig. 3.1: Complete test-chip layout
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3.1.1 Device Array
The device arrays comprised of depletion and enhancement type MOSFETs of several W/Ls as
shown in Fig. 3.2. The smallest device used was 8 µm x 2 µm and the largest device was 32 µm x
8 µm. All the devices have been laid out in a XY mirrored orientation to save space in the layout
as shown in Fig. 3.3. The drain, source and gates have been connected to 120 µm×120 µm pads
with pad-openings of 100 µm×100 µm to allow manual probing for characterization.
Fig. 3.2: Device sizes in the device array
3.1.2 Large Devices
The gate oxide thickness in the process was specified as 40 nm. A rough estimation of the gate-
oxide parallel plate capacitance for the largest device (50 µm×50 µm) was be estimated to be≈ 2.2
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Fig. 3.3: Layout of the smallest and largest device
pF. Typical parasitic capacitances of oscilloscope probes is estimated to be around 90 pF/m [49].
As a result, it is very difficult to physically measure the small capacitances of individual devices
on the test-chip.
In order to be able to reliably measure CV characteristics of the low voltage MOSFETs, several
devices were laid out in parallel to form a large gate-area transistor. The large device capacitance
structure on the test-chip featured 20 large (50 µm×50 µm) transistors in parallel as shown in
Fig. 3.4. The estimated capacitance for the large device capacitance structure was ≈ 43.1 pF,
which could be measured by CV equipment. In order to account for the parasitic inductances of
the bond-pads, cables and probes, modern CV instruments use the open test method to de-embed
the parasitic capacitances and extract the internal device CV characteristics [50]. An open-test
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structure which comprises of just the large device capacitor pads was also been included on the
test-chip. Thus, the large device capacitance structure enabled reliable CV characterization of
depletion and enhancement devices in the process.
Fig. 3.4: Large device capacitance structure with open de-embedding
3.1.3 Capacitors
In addition to the device capacitor, passive capacitors were also be formed in the LV process
between the different layers. A parallel plate capacitor was be formed between (a) metal layer
and substrate, and (b) metal layer and poly layer. The capacitance between the poly layer and
the substrate is the device gate capacitance and was characterized by the large device capacitance
structure.
The test structure to characterize the capacitance between metal and substrate was simply a
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parallel metal plate which was probed on top, with a large pad connected to the substrate as shown
in Fig. 3.5. Different metal plate sizes were laid out to characterize the area scaling of the metal-
substrate capacitor.
Two different configurations for characterizing the capacitance between metal and poly are
possible as shown in Fig. 3.6.
Fig. 3.5: Metal-substrate capacitor test structure
3.1.4 Resistors
The LV process supports 1 metal layer and the poly layer for interconnects. This poses a serious
challenge for routing signals throughout the circuits, and increases the overall layout area of the
chip. In order to characterize the resistance of the metal and poly traces, long resistors were laid
out in a winding fashion to save space as shown in Fig. 3.7. Three different lengths of resistors
were laid out in order to confirm the linear scaling of the resistance with trace length. Minimum
line width (5 µm) was used for the wound-resistors to yield maximum resistance.
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Fig. 3.6: Metal-poly capacitor test structures
3.1.5 Isolation Structures
The minimum metal-metal spacing allowed in the LV process is specified as 5 µm and the minimum
metal-width is also specified as 5 µm. In order to verify the quality of the metal and poly traces, and
ensure isolation of different traces with minimum separation, isolation test structures were laid out
with different lengths. The isolation structure consisted of 4 different types of isolation: (a) metal-
poly isolation without overlap, (b) metal-poly isolation with overlap, (c) metal-metal isolation and
(d) poly-poly isolation as shown in Fig. 3.8.
When a voltage is applied on the two pads of the isolation structures, no current should flow if
the metal/poly traces do not have a short anywhere in the layout. If a current is observed between
the two pads, a short is present in the structure which indicates a problem with the defined minimum
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Fig. 3.7: Wound resistors in poly (top) and metal (bottom)
trace width and spacing.
3.2 Substrate Types
In the development of the LV process, the ultimate goal is to be able to integrate the power MOS-
FET and the low voltage circuits onto a single wafer. One of the possible integration approaches
is shown in Fig. 3.9. The power MOSFET is built on a N-type substrate with source and gate on
top and drain at the bottom. As a result, the power MOSFET determines the type of the overall
wafer to be N-type. In order to develop the NMOS low voltage circuitry on the same wafer, a
P-well has to be introduced on the N-type wafer which acts as a common substrate for the entire
low voltage chip. There are two ways to obtain the P-well. The first method is to do a selective
ion-implantation of the P-well with Al or B ions followed by high temperature annealing. Since
the power DiMOSFET structure is also defined using a double-implant process, this method of
selective implantation to create the P-well is compatible with the existing power MOSFET process
and is favorable from a lower cost point of view. However, due to the low dopant diffusivity in
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Fig. 3.8: Isolation test structures
SiC, a high energy ion-implantation is needed which damages the SiC/SiO2 interface, resulting in
large density of interface states and surface roughness, which reduce surface mobility. Low surface
mobility in the SiC/SiO2 interface is currently a problem being faced throughout the industry, and
the P-well implant process compounds the problem by lowering the surface mobility further which
is highly undesirable.
An alternate method to build the P-well is by selective etching of the N-type substrate and
growing a P-type epilayer (P-Epi) on the etched surface. The advantage of the P-Epi process is that
the P doping concentration in the well can be accurately controlled and there is no damage in the P-
well which results in much higher values for surface mobility, which is highly desirable. However,
the P-Epi process is not compatible with the existing power MOSFET process, and additional
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Fig. 3.9: Integration of the power MOSFET and low voltage process
processing steps increase the overall cost of the process. The test chip described in Section 3.1
was fabricated on both types of wells: P-Implanted and P-Epi wells. Test devices from both types
were characterized to determine the best possible technology suitable for the development of the
gate-driver chip in SiC.
3.3 Device Doping Profiles
Apart from the two different types of P-wells, three types of devices are available in the LV process:
(a) depletion, (b) enhancement without threshold adjustment and (c) enhancement with threshold
adjustment. A general doping profile for the three type of NMOS devices is shown in Fig. 3.10.
In the undoped P-substrate as shown in Fig. 3.10(b), depending on the difference in the work
functions of the metal and the substrate, the threshold voltage can be determined by simple calcu-
lations. For the sake of argument, it can be assumed that the un-doped structure has a small positive
threshold voltage. Such a structure would then behave like an enhancement MOSFET with a low
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threshold voltage. As temperature increases, the threshold voltage decreases, and as a result for
high temperature operation, a larger threshold voltage is desired to ensure a positive threshold
voltage at high temperature. The threshold voltage of the un-doped structure can be increased by
increasing the acceptor doping under the gate as shown in Fig. 3.10(c). Such a structure would
have a larger threshold voltage than the un-doped structure, and can be referred to as a threshold
adjusted enhancement MOSFET. On the other hand, if donor dopants are introduced under the
gate as shown in Fig. 3.10(a), a N-type channel is introduced under the gate which exists at zero
gate-voltage. Such a device is known as the depletion MOSFET which has a negative threshold
voltage.
NA
Dopant Density
Depth
NA
Dopant Density
Depth
ND (x)
NA
Dopant Density
Depth
NA (x)
(a) (b) (c)
Fig. 3.10: Doping profiles of (a) Depletion, (b) Enhancement without threshold adjust and (c)
Enhancement with threshold adjust devices
The depletion MOSFET structure has two depletion regions between the source and the N-
channel (Dep1) and the N-channel and the P-substrate regions (Dep2) as shown in Fig. 3.11. The
current flows in the N-implanted channel region between Dep1 and Dep2 and can be controlled
by controlling the thickness of Dep1 and Dep2, similar to the case of a JFET. Consequently, the
depletion MOSFET is also called a buried channel MOSFET. The depletion MOSFET is turned
off when a negative voltage is applied to its gate which completely depletes the buried N-channel.
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Since a negative gate voltage is required to turn off the device, depletion MOSFETs are normally
on and have a negative threshold voltage. The threshold voltage can be controlled by adjusting the
donor doping density and the thickness of the N-implant. Depletion MOSFETs are generally less
preferred than enhancement MOSFETs due to their normally-on behavior. However, the biggest
advantage of depletion MOSFETs in SiC is that since conduction of current happens through the
bulk N-implant region and not on the surface, the current is not affected by the poor surface mo-
bility seen in SiC/SiO2 interfaces.
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Fig. 3.11: Double depletion layers and buried channel in a depletion MOSFET
Using the information about the substrate types and device doping profiles, several different
wafers of the test-chip were fabricated, with each wafer having a different substrate and doping
type. Please note that the term substrate in the LV process refers to the P-well as shown in Fig.
3.9. Fig. 3.12 shows the different wafer types available in the process. The substrate types are
classified into P-Implant and P-Epi types. The P-Epi substrate has been further sub-classified
into two types: one with threshold adjustment on the enhancement devices and the other without.
Depletion devices in both P-Epi substrate types have the same doping profile.
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Fig. 3.12: Different wafer types available in the LV process
3.3.1 P-Implant Wafers
The P-Implant wafers are created using the selective P-implant well as described in Section 3.2.
The background N doping in the wafer prior to the formation of the P-Implant well has been
measured to be 6× 1015 cm−3. Three different P-well implant profiles have been used to create
different P-implant wells in Wafers 1, 2 and 3 as shown in Fig. 3.13. It can be shown from
simple MOSFET theory that the higher the P-doping in the substrate near the interface, higher
is the threshold voltage of the device. Since the threshold voltage decreases with temperature, it
is desirable to have large threshold voltage for enhancement MOSFETs so that with increasing
temperature, the threshold voltage remains positive at elevated temperatures. From the simulated
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doping profile, it can be observed that Wafer 3 has the largest doping concentration at the surface,
followed by Wafer 2 and then Wafer 1. As depth increases, the doping profile for all 3 wafer types
is the same. Fig. 3.14 shows the ID−VGS characteristics of 32 µm×2 µm enhancement devices
from the three wafers. It can be seen that Wafer 3 has the largest threshold voltage followed by
Wafer 2 and then Wafer 1.
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Fig. 3.13: P-implant profile on P-Implant well
In order to form depletion MOSFETs, a N-implant profile as shown in Fig. 3.15 is used for
Wafers 1, 2 and 3. Since the implant is N-type, higher N-doping concentration under the gate makes
it harder to pinch off the buried channel, which implies that the threshold voltage of the device is
more negative for the device. It can be seen that Wafer 3 has higher N-doping concentration than
Wafers 1 and 2. The ID−VGS characteristics of 32 µm×2 µm depletion devices for the three wafers
is shown in Fig. 3.16. It can be seen that device from Wafer 3 has the lowest threshold voltage,
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Fig. 3.14: ID−VGS of 32 µm×2 µm enhancement MOSFET of type P-Implant well
while devices from Wafers 1 and 2 have larger threshold voltage values. However, it can also be
seen that the depletion devices from all three P-Implant wafers have a positive threshold voltage
which implies that the buried channel is pinched off with no voltage on the gate. As a result, the
P-Implant well wafers are not suitable for the design of the gate-driver due to the lack of good
depletion devices. Another point to observe is the variation in the ID−VGS characteristics of the
device from Wafer 1 and 2. Despite having the same implant profile (see Fig. 3.16), the ID−VGS
characteristics show the same threshold voltage but different current levels. This is due to variation
in the quality of the SiC/SiO2 interface. Such process variation would not allow the matching of
transistors, and would not be suitable for analog circuit design.
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Fig. 3.15: N-implant profile on P-Implant well
3.3.2 P-Epi Wafers
The P-Epi wafers have a P-epilayer substrate with a measured background doping of 5×1015 cm−3.
Since the epilayer is grown with a constant background P-doping, an additional P-implant is done
to tune the threshold voltage of the enhancement MOSFETs. Such an implant in this process is
called an ENH implant. ENH implant introduces another layer of P-type dopants in the P-well
under the gate-oxide region of the device. The ENH implant only affects enhancement MOS-
FETs and does not affect the characteristics of depletion MOSFETs. As a result, the P-Epi wafers
have been classified into two types based on the presence of the ENH implant in the enhancement
MOSFETs.
In order to form the depletion MOSFETs, a simulated N-implant profile is used as shown in
Fig. 3.17. The resulting ID−VGS characteristics for a 32 µm×2 µm depletion MOSFET from all
46
05
10
15
20
25
30
35
40
0 5 10 15
D
ra
in
 
C
u
rr
en
t (
µA
)
Gate Voltage (V)
Wafer 1
Wafer 2
Wafer 3
Fig. 3.16: ID−VGS of 32 µm×2 µm depletion MOSFET of type P-Implant well
the P-Epi wafers are shown in Fig. 3.18. Two important conclusions can be drawn here. Firstly, as
expected the depletion devices show very little variation in their characteristics between the wafers
with and without the ENH implant, which is meant only to affect the enhancement devices. In
addition, it can be seen that Wafers 3A, with and without ENH implant have a very high leakage
current in the off-state. It was found that the high leakage current is due to higher implant doses
in Wafers 3A, which lead to higher aggregated damage to the SiC crystal. As a result, the doping
profiles for Wafers 3A (with and without ENH) are unsuitable to create depletion MOSFETs.
The simulated ENH implant profiles for enhancement Wafers 1A and 2A are shown in Fig.
3.19. It can be seen that the simulated ENH implant profiles for both 1A and 2A are identical. This
is confirmed by the comparison between the ID−VGS characteristics of a 32 µm×2 µm enhance-
ment MOSFET from the two wafer types as shown in Fig. 3.20. It is shown that the effect of the
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Fig. 3.17: N-implant profile on P-Epi well
ENH implant is to increase the threshold voltage of both Wafer 1A and 2A by ≈ 2V. It can be seen
from Figs. 3.14, 3.16, 3.18 and 3.20 that P-Epi Wafer 2A with ENH implant is the most suitable
wafer type with satisfactory performance of both enhancement and depletion MOSFETs.
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Fig. 3.18: ID−VGS of 32 µm×2 µm depletion MOSFET of type P-Epi well
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3.4 Depletion MOSFET Characterization
As described in the last section, Wafer 2A with ENH implant has been selected to be the wafer
of choice to proceed with designing the gate driver. For sake of brevity, in this section Wafer 2A
right is denoted by Wafer 2AR. In order to develop a compact models for MOSFETs from Wafer
2AR, MOSFETs of different W/L ratios as shown in Fig. 3.2 were characterized for their DC
performance over temperature. In addition, large MOSFET structures as shown in Fig. 3.4 weree
used to extract the C-V gate-capacitance behavior. This section describes the characterization
results for depletion MOSFETs of type 2AR and the next section will describe the characterization
results for enhancement MOSFETs.
All devices were characterized using a Keithley 4200 Semiconductor Parameter Analyzer with
4 Remote Pre-Amps (Model 4200-PA) installed for low current capability [51]. The SMUs were
controlled using Keithley’s Interactive Test Environment (KITE). The SMUs were connected to a
Signatone High Power Probe Station using shielded BNC cables. Proper shielding and grounding
procedures were followed while characterization to minimize noise in the measurements. Sig-
natone SE-20T single-ended probe tips were used for DC characterization and Keithley shielded
probe tips were used for C-V measurements.
Note: For all the tests described in subsequent sections, the source terminal is grounded and is
taken as the reference, unless specified otherwise.
3.4.1 Gate Capacitance
The gate-capacitance CGG represents the total capacitive load seen at the gate of the MOSFET. It
is an important characteristic that needs to be modeled well. CGG yields invaluable information
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about the MOSFET channel formation like the flat-band voltage, density of interface states and the
quality of the oxide. In digital design, gate of the MOSFET is used as a load for previous stages
and an accurate description of the variation of the gate capacitance with bias is important while
designing each stage of the digital circuit.
The depletion and enhancement MOSFET C-V structures were used to characterize CGG−
VG. The MOSFETs were connected in a gated diode connected where the source, drain and the
body were tied together to ground. This connection allowed the n+ diffusion of the source and
drain to provide the required minority carriers to the inversion channel and enabled the proper
characterization of CGG−VG.
Fig. 3.21 shows the scaled CGG−VG characteristics of a 32µm×8µm depletion MOSFET at a
frequency of 10 kHz and 1MHz. The source, drain and body were tied to ground, and the gate-bias
was swept from -15 V to 15 V with a sweep rate of 0.1 V/s. The actual measurement was taken on
a much larger 20×50µm×50µm C-V structure as shown in Fig. 3.4 and then scaled down for the
corresponding device area. The oxide thickness can be calculated from the CGG−VG curve using
the following equation
COX =
εSiCA
TOX
(3.1)
where COX is the maximum capacitance value from the CGG−VG curve, A is the area of the capac-
itor plates and TOX is the oxide thickness. Using values of COX and A from Fig. 3.4 as 0.2 pF and
20×50µm×50µm respectively in (3.1) yielded an oxide thickness of 41 nm, which is within 2.5%
of the technology specified oxide thickness of 40 nm.
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Fig. 3.21: Scaled CGG−VG characteristics of a 32µm×8µm depletion MOSFET at 25 °C
3.4.2 Input Characteristics
For the input characteristics ID−VGS, gate voltage VGS was swept from -6 V to 15 V, drain voltage
VDS was held constant at 50 mV and bulk voltage VBS was stepped from 0 V to -15 V in 3 V
steps. The input characteristics allow the extraction of threshold voltage VT and mobility reduction
parameters at higher gate-biases. The input characteristics were measured for each device at 25
°C, 125 °C and 225 °C.
From the device array, the device sizes were chosen as follows:
• Largest Device (W/L = 4): 32µm×8µm
• Widest Device (W/L = 16): 32µm×2µm
• Narrowest Device (W/L = 1): 8µm×8µm
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Figs. 3.22, 3.23 and 3.24 show the ID−VGS characteristics of the 32µm×8µm, 32µm×2µm and
8µm×8µm depletion MOSFETs at 25 °C respectively. It can be observed that being buried-channel
devices, the current flows in the buried channel away from the surface and as a result, the input
characteristics are less affected by interface states and Coulumbic scattering. It will be shown
later that the presence of a large number of interface states affect the performance of enhancement
MOSFETs, which are surface-channel devices. Figs. 3.25, 3.26 and 3.27 show the gm−VGS
characteristics of the same devices at room temperature.
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Fig. 3.22: ID−VGS characteristics of 32µm×8µm depletion MOSFET at 25 °C
Fig. 3.28 compares the ID−VGS characteristics of the three devices for zero back bias condition.
It can be seen that the 32µm×2µm device shows a smaller threshold voltage VT due to normal short
channel effect, but both the 8µm length devices have the same threshold voltage. The slight increase
in the threshold voltage of the 8µm×8µm device is due to normal narrow width effect.
The variation of the ID−VGS characteristics of the 32µm×8µm, 32µm×2µm and 8µm×8µm
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Fig. 3.23: ID−VGS characteristics of 32µm×2µm depletion MOSFET at 25 °C
depletion MOSFETs with temperature are shown in Figs. 3.29, 3.30 and 3.31 respectively. It can
be seen that the threshold voltage decreases almost linearly with temperature.
3.4.3 Output Characteristics
The measurement of output characteristics ID−VDS was done by sweeping drain voltage VDS from
0 V to 15 V, stepping gate voltage VGS from -9 V to 15 V in 3 V steps and keeping bulk voltage
VBS constant at 0 V. The output characteristics of 32µm×8µm, 32µm×2µm and 8µm×8µm depletion
MOSFETs at room temperature are shown in Figs. 3.32, 3.33 and 3.34 respectively. The gDS−VDS
characteristics for the same devices are shown in Figs. 3.35, 3.36 and 3.37 respectively.
The comparison between the ID−VDS characteristics of the three device sizes for VGS = 6V
is shown in Fig. 3.41. Fig. 3.33 highlights the channel length modulation effect in the shorter
32µm× 2µm device. The longer devices have a relatively flat saturation region, and are more
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Fig. 3.24: ID−VGS characteristics of 8µm×8µm depletion MOSFET at 25 °C
suitable for applications requiring a high output resistance. The shorter device is more suitable as
a pull-up or pull-down transistor due to much larger current for a given gate-voltage. The ID−VDS
characteristics of the three device sizes for VGS = 6V at 25 °C, 125 °C and 225 °C is shown in Figs.
3.38, 3.39 and 3.40 respectively. Due to reduction in bulk mobility with temperature, the current
decreases for all 3 devices approximately linearly with temperature.
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Fig. 3.25: gm−VGS characteristics of 32µm×8µm depletion MOSFET at 25 °C
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Fig. 3.26: gm−VGS characteristics of 32µm×2µm depletion MOSFET at 25 °C
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Fig. 3.27: gm−VGS characteristics of 8µm×8µm depletion MOSFET at 25 °C
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Fig. 3.28: Comparison of ID−VGS characteristics (VSB = 0 V ) of 32µm×8µm, 32µm×2µm and
8µm×8µm depletion MOSFETs at 25 °C
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Fig. 3.29: ID−VGS characteristics of 32µm×8µm depletion MOSFET at 25 °C, 125 °C and 225 °C
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Fig. 3.30: ID−VGS characteristics of 32µm×2µm depletion MOSFET at 25 °C, 125 °C and 225 °C
59
10-13
10-12
10-11
10-10
10-9
10-8
10-7
10-6
-6 -3 0 3 6 9 12 15
D
ra
in
 
cu
rr
en
t (
A
)
Gate voltage (V)
25 °C
8 x 8 Depletion
VSB = 0
225 °C
Fig. 3.31: ID−VGS characteristics of 8µm×8µm depletion MOSFET at 25 °C, 125 °C and 225 °C
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Fig. 3.32: ID−VDS characteristics of 32µm×8µm depletion MOSFET at 25 °C
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Fig. 3.33: ID−VDS characteristics of 32µm×2µm depletion MOSFET at 25 °C
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Fig. 3.34: ID−VDS characteristics of 8µm×8µm depletion MOSFET at 25 °C
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Fig. 3.35: gDS−VDS characteristics of 32µm×8µm depletion MOSFET at 25 °C
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Fig. 3.36: gDS−VDS characteristics of 32µm×2µm depletion MOSFET at 25 °C
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Fig. 3.37: gDS−VDS characteristics of 8µm×8µm depletion MOSFET at 25 °C
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Fig. 3.38: ID−VDS characteristics of 32µm×8µm depletion MOSFET over temperature
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Fig. 3.39: ID−VDS characteristics of 32µm×2µm depletion MOSFET over temperature
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Fig. 3.40: ID−VDS characteristics of 8µm×8µm depletion MOSFET over temperature
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Fig. 3.41: Comparison of ID−VDS characteristics (VGS = 6 V ) of 32µm×8µm, 32µm×2µm and
8µm×8µm depletion MOSFETs at 25 °C
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3.5 Enhancement MOSFET Characterization
The characterization of enhancement MOSFETs was carried out using the same equipment and
procedure as described in Section 3.4.
3.5.1 Gate Capacitance
The characterization of gate-capacitance for enhancement MOSFETs was done in the same way
as for depletion MOSFETs as described in Section 3.5.1. Fig. 3.42 shows the scaled CGG−VG
characteristics of a 32µm×8µm enhancement MOSFET at a frequency of 10 kHz and 1MHz. The
source, drain and body were tied to ground, and the gate-bias was swept from -15 V to 15 V
with a sweep rate of 0.1 V/s. The actual measurement was taken on a much larger 20× 50µm×
50µm C-V structure as shown in Fig. 3.4 and then scaled down for the corresponding device area.
The CGG−VG characteristics of the enhancement MOSFET exhibit a peculiar “hook and ledge”
characteristics, which arise due to the presence of a large density of interface states in the device
[52]. The explanation of the peculiar characteristics is attributed to the large density of interface
states present in SiC MOSFETs. In fact, the behavior seen in Fig. 3.42 can be used to characterize
the number of interface states on the surface. The next section describes the characterization
of interface states and provides an explanation of the physical mechanisms responsible for the
CGG−VG characteristics of the enhancement MOSFET.
3.5.2 Interface States
Several methods to characterize the interface trap distribution have been proposed. Hofmann et al.
[53] have demonstrated the characterization of interface traps using a gate charge-pump technique
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Fig. 3.42: Scaled CGG−VG characteristics of a 32µm×8µm enhancement MOSFET at 25 °C
for geometry-scaled MOSFETs from different technologies. Terman et al. [54] reported a method
to extract interface trap density profile Dit by comparison of measured high frequency (HF) C-V
curves to ideal calculated HF curves. Berglund et al. [55] demonstrated a method to extract Dit
using a comparison of measured low frequency (LF) C-V and ideal LF C-V curves. Both the
HF and LF C-V methods require the calculation of the ideal C-V curves and are not attractive.
Castagne et al. [56] presented a method based on comparison of LF and HF measured C-V curves
to extract Dit . The advantage of this method is that no comparison to ideal curves is required, and
Dit can easily be obtained using two measurements.
However, C-V methods based on the MOS capacitor rely on the equilibrium of thermally gener-
ated carriers with the interface traps. Due to the large band-gap of SiC, the minority carrier thermal
generation rate is slow, and an equilibrium of the minority carriers with interface traps cannot be
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attained during bias sweeps. Thus, a deep depletion characteristic is seen when characterizing SiC
MOS capacitors in the dark [57], [58].
To tackle this problem, MOS gated-diodes or MOSFETs connected as gated diodes are used
instead of MOS capacitor structures. In MOSFETs connected as gated diodes, the source and
drains are tied together, and kept at zero or a small reverse bias with respect to the substrate. In
the inversion region, the source and drain diffusion regions provide the minority carriers in the
inversion channel. Due to an abundant source of minority carriers from the source/drain regions,
MOSFETs connected as gated diodes are more suitable to extract interface state densities using
C-V methods.
Sheppard et al. [59] demonstrated a C-V based method using MOS gated-diodes to characterize
the density of interface states in inversion-channel and buried-channel 6H-SiC MOS devices. Saks
et al. [60] showed a Hall-effect based method to characterize the density of interface states. It
has also been reported that the Hall-effect based method is more accurate than the C-V method
to characterize trap densities close to the conduction band edge in SiC [61]. However, the Hall-
effect based method requires fabrication of special test structures, and Hall-effect characterizing
equipment, which is not always available. The C-V based method to determine trap density in the
4H-SiC samples has been used in this work, since C-V data was readily available for a wide variety
of bias conditions.
Fig. 3.43 shows the measured CGG−VG of a 32µm× 8µm inversion-channel enhancement
MOSFET with several regions of interest. The “hook and ledge” characteristic was first reported
by Goetzberger et al. for silicon MOS devices at 77K [52], and has been reported for 6H-SiC
MOSFETs by Sheppard et al. [59]. The CGG−VG characteristics can be explained as follows. At
point A in Fig. 3.43, it is assumed that the interface states at the surface are in equilibrium with
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Fig. 3.43: CGG−VG of a 32µm×8µm inversion-channel enhancement MOSFET. Bias sweep rate
is 0.1 V/s
the Fermi level and are filled with holes. As the gate bias is increased, the empty states start falling
below the bulk Fermi level and the depletion region begins to form. Since minority carriers are
absent in the depletion region, electron capture in the empty states is not possible. Only the states
near the valence band edge equilibriate via hole emission to the valence band and vice versa. The
rest of the states below the Fermi level but away from EV remain empty.
At point B, the semiconductor surface reaches strong inversion, but due to the barrier that
exists for the electrons at the n+p junction of source/drain diffusion, electrons adjacent to the
n+p junction remain trapped in surface states, causing a decrease in the surface potential near the
junctions. As a result, the inversion layer in the center of the channel region is not able to connect
to the source/drain diffusion region, and the center region goes into deep depletion. The deep
depletion occurs as the bias is moved from B to C. As point C is reached, the surface states in
69
the barrier region get completely filled and the barrier region is able to invert, connecting the n+
diffusion with the region under the gate. As the bias moves from C to D, strong inversion occurs
everywhere under the gate and the measured capacitance ramps up. The region between B and D
is referred to as the “hook” region of the characteristics.
The frequency dependence of inversion region can be seen from the region between D and E
and is attributed to the resistance of the channel region and the induced RC delay. An approximate
total number of surface states can be calculated by measuring the shift in voltage from B to D, ∆V
as
NIT =
∆VCox
q
(3.2)
For the CGG−VG curve shown in Fig. 3.43 and using (3.2), NIT is estimated to be 1.7×1012 cm−2.
As the bias moves from point D to E, the low-frequency behavior of the C-V curve is seen, because
the n+ diffusion is connected to the inversion layer and supplies the minority carriers needed to
follow the AC signal.
In the reverse sweep from E to D, the “ledge” characteristics of the C-V curve can be seen.
At point E, the channel region is in strong inversion. As the bias moves towards D, the charge
from the corners of the inversion region near the n+ diffusion is removed quickly, but the surface
remains in equilibrium. At D, depletion starts and the band-bending starts reducing towards the
flat-band condition. In this region, the occupied trap states also move above the Fermi level, but
the electrons in the center region cannot leave the occupied traps and continue to follow the DC
sweep. Since the charge occupancy between D and F stays close to the value of D, the voltage
shift seen between D and F is constant. At F, the surface hole concentration becomes sufficient and
the trapped electrons begin to combine with the holes by hole capture. Beyond point G, there is a
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voltage shift which suggests charge trapping in the oxide.
3.5.3 Mobile Ion Contamination
During the characterization of enhancement MOSFETs, it was found that input characteristics of
some of the devices shifted after repeated measurements. In addition, the shift was pronounced at
elevated temperatures. For example, Fig. 3.44 shows the ID−VGS characteristics (VBS = 0 V ) of
a 32µm× 2µm enhancement MOSFET; first measurement taken on a fresh device and the second
measurement taken after other measurements were performed on the same device. It can be seen
that the threshold voltage of the device reduced drastically when characterized the second time.
In order to characterize the amount of shift, the same sample was measured repeatedly with few
dummy measurements in between, but it was found that the shift was permanent and fixed in
magnitude for every case. Such behavior has been attributed to the presence of mobile alkali ion
contaminants (MAIC) in the gate-oxide [62].
The introduction of MAIC is due to contamination during processing of the wafer. Several
gettering techniques like the use of a top layer of Phosphosilicate Glass (PSG) [63]-[66] or a cap-
layer of Si3N4 have been proposed to trap the mobile ions on the top of the oxide surface away from
the interface, thereby minimizing there effects on the device characteristics. After the discovery of
MAIC in the enhancement devices, Cree has taken steps to ensure that proper gettering methods
will be employed for the next round of fabrication, to eliminate the MAIC problem.
Fortunately, several dies of the test-chip on the same wafer type (2AR) were available during
characterization. In order to proceed with model development, different measurements were per-
formed only once on a fresh die, so the first measurement could be reliably obtained before MAIC
would shift the device characteristics. While it is possible that the characteristics measured the first
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time may also be affected by MAIC, each measurement was performed twice on the same device
on two different dies and compared to ensure consistency in the device characteristics. For ele-
vated temperature characterization, the same procedure of using a fresh die for each measurement
has been ensured, and consistency check tests have been done so that compact models could be
generated for circuit design.
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Fig. 3.44: Change in the ID−VGS characteristics of a 32µm×2µm enhancement MOSFET, on a
fresh device (Before) and after some electrical measurements (After) at 25 °C
3.5.4 Input Characteristics
For the input characteristics ID−VGS, gate voltage VGS was swept from -6 V to 15 V, drain voltage
VDS was held constant at 50 mV and bulk voltage VBS was stepped from 0 V to -15 V in 3 V
steps. The input characteristics allow the extraction of threshold voltage VT and mobility reduction
parameters at higher gate-biases. Input characteristics were measured for each device at 25 °C,
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125 °C and 225 °C. During characterization, a large amount of leakage current was observed in
three samples of the 32µm×8µm enhancement device. As a result, the largest enhancement device
for geometry scaling has been chosen to be the 16µm× 8µm device instead. In order to use the
32µm×8µm MOSFET in the design, two 16µm×8µm MOSFETs have been used in parallel, both
in layout and schematic.
From the device array, the device sizes were chosen as follows:
• Largest Device (W/L = 2): 16µm×8µm
• Widest Device (W/L = 16): 32µm×2µm
• Narrowest Device (W/L = 1): 8µm×8µm
Figs. 3.45, 3.46 and 3.47 show the ID−VGS characteristics of the 16µm×8µm, 32µm×2µm and
8µm×8µm enhancement MOSFETs at 25 °C respectively. It can be observed that being surface-
channel devices, the current flows in the inversion channel on the surface and as a result, the input
characteristics are heavily dominated by the high density of interface states which cause Coulumbic
scattering. The effect is predominantly seen in the weak and moderate inversion regions, where
the devices show a gradual transition from weak/moderate to strong inversion unlike the depletion
MOSFETs. At higher gate-biases, effects of surface roughness scattering is also predominant. It
will be shown later how the presence of a large number of interface states affect the performance
of the surface-channel enhancement MOSFETs. Figs. 3.48, 3.49 and 3.50 show the gm−VGS
characteristics of the same devices at room temperature.
Fig. 3.51 compares the ID−VGS characteristics of the three devices for zero back bias condition.
It can be seen that the 32µm×2µm device shows a smaller threshold voltage VT due to normal short
channel effect, but both the 8µm length devices have the same threshold voltage.
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Fig. 3.45: ID−VGS characteristics of 16µm×8µm enhancement MOSFET at 25 °C
The variation of the ID−VGS characteristics of the 16µm×8µm, 32µm×2µm and 8µm×8µm
enhancement MOSFETs with temperature is shown in Figs. 3.52, 3.53 and 3.54 respectively. It
can be seen that the threshold voltage decreases linearly with temperature as expected.
3.5.5 Output Characteristics
The measurement of output characteristics ID−VDS was done by sweeping drain voltage VDS from
0 V to 15 V, stepping gate voltage VGS from -9 V to 15 V in 3 V steps and keeping bulk voltage VBS
constant at 0 V. The output characteristics of 16µm×8µm, 32µm×2µm and 8µm×8µm enhancement
MOSFETs at room temperature are shown in Figs. 3.55, 3.56 and 3.57 respectively. The gDS−VDS
characteristics for the same devices are shown in Figs. 3.58, 3.59 and 3.60 respectively.
The comparison between the ID−VDS characteristics of the three device sizes for VGS = 15V
is shown in Fig. 3.64. Fig. 3.56 highlights the channel length modulation effect in the shorter
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Fig. 3.46: ID−VGS characteristics of 32µm×2µm enhancement MOSFET at 25 °C
32µm× 2µm device. The longer devices have a relatively flat saturation region, and are more
suitable for applications requiring a high output resistance. The shorter device is more suitable as
a pull-up or pull-down transistor due to much larger current for a given gate-voltage.
The ID−VDS characteristics of the three device sizes for VGS = 15V at 25 °C, 125 °C and 225
°C is shown in Figs. 3.61, 3.62 and 3.63 respectively. The large signal on-state resistance is simply
given by
RON =
VDS
ID
(3.3)
for any given VGS. Thus, it can be seen from Figs. 3.61, 3.62 and 3.63 that for a fixed VGS and
VGS, ID increases with temperature for each device. This implies that the on-state resistance of the
enhancement MOSFETs reduces with temperature, which is opposite to what is found for Si MOS-
FETs. The reduction of resistance is most prominent in sub-threshold region, where Coulumbic
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Fig. 3.47: ID−VGS characteristics of 8µm×8µm enhancement MOSFET at 25 °C
scattering is dominant. At higher gate-biases, surface scattering becomes the dominant limiting ef-
fect for surface mobility [67]. The main reason for the opposite behavior of the on-state resistance
is because as the temperature increases, the electrons in the channel have more thermal energy to
overcome Coulumbic scattering effects. Thus, while phonon scattering in the channel increases
with temperature as in the case of Si MOSFETs, Coulumbic scattering is suppressed and the over-
all effect is a modest improvement in channel mobility with temperature, which is seen by the rise
in current with temperature.
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Fig. 3.48: gm−VGS characteristics of 16µm×8µm enhancement MOSFET at 25 °C
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Fig. 3.49: gm−VGS characteristics of 32µm×2µm enhancement MOSFET at 25 °C
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Fig. 3.50: gm−VGS characteristics of 8µm×8µm enhancement MOSFET at 25 °C
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Fig. 3.51: Comparison of ID−VGS characteristics (VSB = 0 V ) of 16µm×8µm, 32µm×2µm and
8µm×8µm enhancement MOSFETs at 25 °C
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Fig. 3.52: ID−VGS characteristics of 16µm×8µm enhancement MOSFET at 25 °C, 125 °C and 225
°C
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Fig. 3.53: ID−VGS characteristics of 32µm×2µm enhancement MOSFET at 25 °C, 125 °C and 225
°C
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Fig. 3.54: ID−VGS characteristics of 8µm×8µm enhancement MOSFET at 25 °C, 125 °C and 225
°C
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Fig. 3.55: ID−VDS characteristics of 16µm×8µm enhancement MOSFET at 25 °C
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Fig. 3.56: ID−VDS characteristics of 32µm×2µm enhancement MOSFET at 25 °C
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Fig. 3.57: ID−VDS characteristics of 8µm×8µm enhancement MOSFET at 25 °C
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Fig. 3.58: gDS−VDS characteristics of 16µm×8µm enhancement MOSFET at 25 °C
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Fig. 3.59: gDS−VDS characteristics of 32µm×2µm enhancement MOSFET at 25 °C
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Fig. 3.60: gDS−VDS characteristics of 8µm×8µm enhancement MOSFET at 25 °C
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Fig. 3.61: ID−VDS characteristics of 16µm×8µm enhancement MOSFET over temperature
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Fig. 3.62: ID−VDS characteristics of 32µm×2µm enhancement MOSFET over temperature
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Fig. 3.63: ID−VDS characteristics of 8µm×8µm enhancement MOSFET over temperature
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Fig. 3.64: Comparison of ID−VDS characteristics (VGS = 15 V ) of 16µm×8µm, 32µm×2µm and
8µm×8µm enhancement MOSFETs at 25 °C
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Chapter 4
SiC PSP Model
MOSFET technology has evolved at a tremendous pace in the last four decades, since the invention
of the first planar MOSFET. A new technology node is developed almost every two years, following
the prediction of Moore’s law that the number of transistors are doubled approximately every two
years [68]. With the shrinking of device sizes, new effects are being observed in smaller devices
that were invisible a decade ago.
In order to enable the development of circuits with rapidly changing MOSFET technology,
compact models for MOSFETs need to match strides with the evolving device technology. There
are several MOSFET models available on a variety of simulator platforms. In an effort to stan-
dardize compact models from different sources, several members from the industry and academia
formed the Compact Model Council (CMC) in 1996 [69]. The CMC maintains and supports the
official industry standard models for different device families. The models supported by CMC are
widely used and included by most of the circuit simulator vendors on all platforms.
The two most widely used MOSFET models are the Berkeley Short-Channel IGFET Model
(BSIM) from University of California, Berkeley [70] and the PSP model from Arizona State Uni-
versity and NXP Semiconductor Research [1]. BSIM model is available in numerous versions, and
BSIM3v3 model [71] was chosen by CMC as the industry standard model between 1996-1999.
BSIM3v3 was subsequently replaced by BSIM4 [40] in 2000, and BSIM4 continued to be the
industry standard model until 2006, when it was replaced by the PSP model.
A MOSFET is a 2-Dimensional device by definition, where the input on the gate is applied in a
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direction perpendicular to the semiconductor surface, which modulates the current flow parallel to
the semiconductor surface. The 2-D operation of the MOSFET must be decomposed into two 1-D
problems in order to formulate a compact model for the MOSFET. The Pao-Sah double integral
formula [72] provides a solution of the 2-D problem. The presence of the double integral in the
formula makes the evaluation possible only by numerical methods and is unsuitable for compact
models. However, the formulation is very physical and is still used to date as a reference for
accuracy of other methods. Based on the Pao-Sah formula, charge-sheet approximation methods
[73], [74], [75] were developed which treat the inversion layer charge as a 2-D sheet of zero
thickness. Despite the elimination of the double integral from the Pao-Sah formula, the charge
sheet approximations still provide an implicit solution of the surface potential as a function of the
terminal voltages. When these models were proposed, due to limitations of computing power, the
charge sheet methods could not be used in compact models.
Further simplifications were made to the surface-potential equation. The earliest MOSFET
compact models were threshold voltage based (VT -based), where surface potential was defined as
a function of the gate-voltage. In VT -based models, when gate voltage is greater than VT , surface
potential is treated as constant. For gate voltages less than VT , the surface potential is a linear
function of the gate-voltage. Thus the on-state characteristics of the MOSFET is divided into
piece-wise linear regions, and smoothing functions were implemented by the compact model to
overcome convergence problems in the simulator.
VT -based models have come a long way from this simple description. The BSIM family of com-
pact models for MOSFETs are VT -based and have been tremendously successful in the industry.
The earliest version of BSIM1 was released in 1972 and it was available with the free distribution
of SPICE simulator which led to the widespread adoption of the model. The model formulation
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was highly empirical in order to improve convergence, but its accuracy degraded as the device
technology moved to sub-micron channel lengths. In addition, the description of main current in
the original BSIM1 model was divided into several regions of operation, leading to discontinuities
in higher order derivatives which caused convergence problems in larger simulations.
BSIM2 was released in 1990 to address the convergence problems of BSIM1 and to make the
model more suitable for analog circuit design. However, the main current description was still di-
vided into regions, which would often result in non-convergence. Eventually, BSIM3 was released
which incorporated several smoothing functions to join the different operating regions of the de-
vice into a single equation. This improved the convergence performance of the model in both DC
and CV simulations. BSIM3 has evolved into three versions: BSIM3v1, BSIM3v2 and BSIM3v3.
The first two versions had a lot of mathematical problems and BSIM3v3 eventually became the
de-facto standard. BSIM3v3 has shown excellent performance down to 0.18 µm technologies, and
has served the industry well. Considerable effort has been made by the EDA industry to imple-
ment BSIM3v3 model code in their proprietary tools, and the model is still widely used today due
to the large knowledge-base of users. BSIM4 was released in 2000, and was developed for deep
sub-micron technologies and RF applications.
Despite the widespread adoption and popularity of BSIM3v3 and BSIM4, both models are
inherently VT -based and suffer from some limitations. Firstly, in order to maintain symmetry be-
tween source and drain (interchanging S and D should not affect performance), third-order deriva-
tives for currents and charges must exist and be continuous [5]. This is difficult to accomplish with
VT -based models due to extensive use of smoothing functions which are not always symmetric.
Another problem is the symmetry of capacitances in the model. For example, when VDS is 0, the
drain and source capacitances should be symmetrical. However, it has been shown that BSIM4
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suffers from problems of non-symmetrical capacitance formulations [76]. Due to the problems
with VT -based modeling of MOSFETs, the industry is gradually moving towards surface-potential
based models which are inherently more physical in nature and provide a continuous formulation
for the channel current and charges.
In order to develop a low voltage compact model for SiC MOSFETs, PSP model has been
chosen as the starting point, and modifications have been made to account for SiC-specific fea-
tures. There are two main reasons for choosing PSP model over BSIM. Firstly, as described above,
PSP model is surface-potential based and is more physical in its formulation than the VT -based
BSIM3v3 and BSIM4 models. PSP model contains all the necessary features required to describe
deep sub-micron technologies, and is currently the industry standard model for MOSFETs. As a
result, by using PSP model as a starting point, all the improvements introduced by the surface-
potential method are automatically included in the SiC model. Additionally, the PSP model code
is available in Verilog-A which is a universal Hardware Description Language (HDL) for writing
compact models. Verilog-A code allows easy access to the model’s internal equations and for-
mulations, and allows logical modifications to the model core without breaking the flow of the
mathematical description. Thus, PSP model is the natural choice as a starting point for the SiC low
voltage model.
In order to describe the development of the SiC MOSFET model, a brief physical derivation
of the surface-potential relation for modeling MOSFETs has been presented in the next section.
The application of the surface potential method in PSP model is then described. Finally, SiC-
specific changes to the PSP model have been described in order to form a logical flow of model
development.
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4.1 Surface Potential Relation
This section introduces the concept of surface potential equation which relates the surface potential
ψs to the terminal voltages VG, VD, VS and VB of the MOSFET. A detailed derivation of the Surface
Potential Equation (SPE) is available in several text-books on solid-state devices [10]. Before the
discussion on the MOSFET structure can proceed, an understanding of the nomenclature is neces-
sary. Fig. 4.1(a) shows a cross-section view of the Metal-Oxide-Semiconductor (MOS) structure
and the associated energy band diagram at equilibrium is shown in Fig. 4.1(b). In the present
discussion, an ideal MOS capacitor structure is assumed where there is no metal-semiconductor
work function difference (φms = 0), and all charges in the oxide can be neglected. The non-ideal
effects can be easily accounted for by adding a flat-band voltage term VFB as described later.
In an ideal MOS capacitor, under zero bias conditions, flat-band condition exists in the struc-
ture. When a positive voltage VF is applied to the gate, the energy band structure changes as shown
in Fig. 4.1(c). The Fermi-level of the metal is pushed down by a value qVF . Since no current can
flow in the semiconductor due to the presence of the oxide, the Fermi level in the semiconductor
stays flat (dEF/dx = 0) and bands in the semiconductor bend.
The total band-bending in the semiconductor is due to the build-up of a depletion layer in the
substrate near the interface due to the applied positive bias on the gate. The amount of band-
bending at any point in the semiconductor is characterized by the semiconductor potential ψp(x).
The potential at the surface (x = 0) of the semiconductor/insulator interface is called the surface
potential ψs. For the sake of brevity, ψp(x) is written as ψp in the equations and is assumed to vary
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Table 4.1: Operating regions of the MOS-CAP
Region Description
ψs < 0 Accumulation of holes
ψs = 0 Flat-band condition
0 < ψs < ψBp Depletion
ψs = ψBp Intrinsic point, Fermi-level at mid-gap
ψBp < ψs ≤ 2ψBp Weak inversion
ψs > 2ψBp Strong inversion
with x. The concentration of electrons and holes in the depletion region is given as
np(x) = np0 exp
(qψp
kT
)
= np0 exp(βψp) (4.1)
pp(x) = pp0 exp
(−qψp
kT
)
= pp0 exp(−βψp) (4.2)
where β ≡ q/kT and ψp is positive for a downward bending of the bands. Thus, the densities of
electron and holes at the surface can be written as
np(0) = np0 exp(βψs) (4.3)
pp(0) = pp0 exp(−βψs) (4.4)
Based on the definition of ψs, the different operating regions of the MOS structure have been
defined in table 4.1. The potential at any point in the depletion region, ψp can be calculated by
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using Poisson’s equation inside the depletion region as
d2ψp
dx2
=
−ρ(x)
εs
(4.5)
where the charge density in the depletion region is given by
ρ(x) = q
(
N+D + pp−N−A −np
)
(4.6)
where N+D and N
−
A are the charges due to ionized dopant donors and acceptors respectively. Away
from the surface in the bulk region, charge neutrality exists which implies ρ(x) = 0 and ψp(∞) = 0.
Thus, a condition for neutrality in the bulk region is obtained as
N+D −N−A = np0− pp0 (4.7)
Substituting (4.7) in (4.5) and using values of np and pp from (4.1) and (4.2) respectively results
in
d2ψp
dx2
=− q
εs
(np0− pp0+ pp−np)
=− q
εs
{
pp0 [exp(−βψp)−1]−np0 [exp(βψp)−1]
}
(4.8)
Integrating (4.8) from the surface (x = 0) to bulk gives
∫ dψp/dx
0
dψp
dx
d
(
dψp
dx
)
=− q
εs
∫ ψp
0
{
pp0 [exp(−βψp)−1]−np0 [exp(βψp)−1]
}
dψp (4.9)
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Since electric field E is related to potential ψp as E =−dψp/dx, (4.9) can be integrated for E as
E2 =
(
2kT
q
)2(qpp0β
2εs
){
[exp(−βψp)+βψp−1]+ np0pp0 [exp(βψp)−βψp−1]
}
(4.10)
Some abbreviations can be defined to simplify (4.10)
LD ≡
√
kTεs
pp0q2
≡
√
εs
qpp0β
(4.11)
F
(
βψp,
np0
pp0
)
≡
√
[exp(−βψp)+βψp−1]+ np0pp0 [exp(βψp)−βψp−1] (4.12)
where LD is known as the Debye length. Thus, with the appropriate abbreviations, the electric field
at the surface is given as
ES =±
√
2kT
qLD
F
(
βψs,
np0
pp0
)
(4.13)
where ES is positive for a positive applied voltage (bands bending down). Applying Gauss’s law at
the surface, the total charge in the semiconductor is obtained as
Qs =−εsEs
=∓
√
2εskT
qLD
F
(
βψs,
np0
pp0
)
(4.14)
Now it is easy to see that when a positive voltage is applied to the gate, ES is positive and Qs is
negative, as inversion occurs at the surface, with excess electrons in the P-substrate. The applied
bias at the gate (with bulk as the reference) is divided as
VG = φox+ψs (4.15)
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where φox is the voltage drop across the oxide, and is given by
φox =
−Qs
Cox
(4.16)
where Cox is the oxide capacitance per unit area given as Cox = εs/d. Thus from (4.14), (4.15) and
(4.16) the final SPE in the raw form is obtained as
VG = ψs+
√
2εskT
qLDCox
F
(
βψs,
np0
pp0
)
(4.17)
A few comments need to be made about (4.17). Firstly, although the equation has been derived
using a MOS-CAP structure, it can be extended for a MOSFET structure also because no MOS-
CAP specific simplifications have been made. In order to extend the SPE for a MOSFET in non-
equilibrium, the position dependent electron and hole quasi-Fermi levels need to be used in (4.12).
Secondly, the SPE in its present form cannot be solved analytically to obtain ψs as a function of VG.
Different surface potential based modeling approaches provide simplifications to (4.17) in order to
provide an analytical solution. The PSP model formulation is based on an approximate analytical
formulation of the SPE [77]. The non-ideal effects in the MOSFET structure can be included by
using a flat-band voltage term VFB, given as
VG−VFB = ψs+
√
2εskT
qLDCox
F
(
βψs,
np0
pp0
)
(4.18)
VFB = φms− Q f +Qm+QotCox (4.19)
where φms is the metal-semiconductor work-function difference, Q f is the number of fixed charge
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on the interface per unit area, Qm is the number of mobile ions in the oxide per unit area and Qot is
the number of trapped charges in the oxide due to hot-electron injection.
4.1.1 The Two Dimensional Problem
Once the surface-potential equation is derived for a general case, the specific case of a MOSFET
with bias on the drain and the gate can be analyzed. A 2-D structure of the MOSFET with a
coordinate system is shown in Fig. 4.2(a). The energy band diagram of the MOSFET structure in
zero-bias equilibrium (VD = VG = VS = VB = 0) is shown in Fig. 4.2(b). When a positive voltage
is applied to the gate, the device is still in equilibrium (VDS =VBS = 0) and band bending occurs in
the p-substrate under the gate as shown in Fig. 4.2(c). When the gate-bias is increased to threshold
value VT , inversion occurs on the surface which is seen by the crossing of the Fermi level EF from
below the intrinsic level Ei to above it on the surface. When a drain bias is introduced, the device
leaves the equilibrium condition, and the Fermi levels for holes (EF p) and electrons (EFn) in the
substrate split as shown in Fig. 4.2(d).
In order to analyze the MOSFET structure, some assumptions and simplifications are made.
The first simplification is the Gradual Channel Approximation (GCA) in the Poisson’s equation,
which assumes that the variation of the electric field and potential along the channel is much
smaller as compared to the vertical variation
∣∣∣∣∂2ψ∂y2
∣∣∣∣ ∣∣∣∣∂2ψ∂x2
∣∣∣∣ (4.20)
As a result of the GCA, the Poisson equation for a MOSFET can be given by (4.5). In the channel,
the component of hole current is much smaller than the electron current, and thus the variation of
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hole Fermi level EFn is very small, and is assumed to be constant and equal to the bulk value. For
electrons, variation in the quasi-Fermi level with position is important, and the position dependent
concentration of electrons is given by
np(x,y) = np0 exp [β(ψp(x)−φn(x,y))] (4.21)
where φn(y) is the splitting of the Fermi-levels along the channel due to the applied drain bias and
is given as
φn(x,y) = (EF p−EFn(x,y))/q (4.22)
The two dimensional problem encountered in the MOSFET is clearly highlighted in (4.21), where
one can see that the electron concentration in the channel is both a function of the gate-bias and
the drain-bias. Using (4.21) and (4.22), the Poisson equation can now be written as
d2ψp
dx2
=− q
εs
{
pp0
[
e−βψp−1
]
−np0
[
keβψp−1
]}
=
q
εs
ρ (4.23)
where
k = exp(−βφn(x,y)) (4.24)
Following the same procedure as described in (4.9)-(4.13), we obtain
E2s =−
2kT pp0
εs
∫ ψs
0
ρ dψ (4.25)
The integral in (4.25) cannot be solved analytically due to the presence of k in ρ (4.23) which is
position dependent. One of the simplifications that is made is to assume the electron Fermi-level
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to be independent of x and assume k to be k0 where
k0 = exp(−βφns) (4.26)
where φns is the Fermi-level splitting at the interface. The value of φns at the drain is equal to
applied drain bias VD. Using the static approximation for φns, (4.25) can now be evaluated as
Es =±
√
2kT
qLD
FPS
(
βψs,
np0
pp0
,VD
)
(4.27)
where FPS is the position-static evaluation of the integral, and is given as
FPS
(
u,
np0
pp0
,VD
)
=
[
e−u+u−1+ np0
pp0
k0
(
eu− u
k0
−1
)] 1
2
(4.28)
u = βψs (4.29)
The formulation for FPS is fully valid for MOS capacitors (k0 = 1) and works well for MOSFETs
[78]. However, it has been shown that the expression inside the square brackets in (4.28) becomes
negative for a very small bias range near the flat-band (ψs = 0), which is un-physical and causes
convergence problems in simulators [79], [77]. The discrepancy comes from the assumption that
the electron Fermi-level EFn is independent of x. As a result, the PSP model [1] has been derived
by taking into account the position dependence of EFn [78].
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4.1.2 PSP Surface Potential Equation
As described in the last section, the assumption of position-independent electron Fermi level causes
problems in the simulation of the SPE. As a result, the PSP SPE is derived without using the
assumption of ∂φn/∂x= 0. Detailed derivation can be found at [4], [78]. If the integral on the right
hand side of (4.25) is denoted by h(u), then
h(u) =
∫ ψs
0
ρ dψ
= e−u+u−1+ np0
pp0
[∫ u
0
k (eω−1)dω +
∫ u
0
(k−1)dω
]
(4.30)
Applying the mean-value theorem in (4.30),
∫ u
0
k (eω−1)dω= k (ξ)
∫ u
0
(eω−1)dω; ξ ∈ (0,u) (4.31)
Thus, (4.30) can be simplified as
h(u) = e−u+u−1+ np0
pp0
[k (ξ)(eu−u−1) +(kav−1)u] (4.32)
where
kav =
1
u
∫ u
0
k dω (4.33)
The addition of two parameters k(ξ) and kav allows the improvement of (4.28), where k(ξ) and
kav can still be made independent of u, but can solve the problem of the negative term inside the
square-root in (4.27). In strong inversion, it is safe to assume that h(u) = F2PS
(
u, np0pp0 ,VD
)
. Thus,
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the value of k(ξ) is obtained as k0. The second condition is that h(0) = 0 and h(u)> 0 for all other
u. Thus, the value of kav is obtained as 1. Thus, (4.32) is reduced to
h(u) = e−u+u−1+ np0
pp0
k0 (eu−u−1) (4.34)
While the formulation of h(u) is complete, the formulation in (4.34) causes problems of asymmetry
between the source and the drain in the accumulation region (ψs < 0) [78]. Thus, an empirical
adjustment is made to h(u), and the final form is obtained as
h(u) = e−u+u−1+ np0
pp0
k0
(
eu−u−1− u
2
u2+1
)
(4.35)
The final SPE in PSP is given as
VG−VFB = ψs+
√
2εs pp0kT
Cox
√
h(ψs) (4.36)
where h(ψs) is the value of (4.35) evaluated at u= βψs. It can be seen that (4.36) cannot be solved
analytically, and numerical methods like Levenberg-Marquardt (LM) method are used to obtain
the solution.
Numerical methods are usually computation-intensive and are less preferred in compact mod-
els. It is desirable to have a closed-form solution for ψs as a function of the applied biases. The
PSP model code uses a closed-form approximate solution of (4.36). The steps to obtain the numer-
ical solution have been derived by the authors of PSP model [80], and have been shown here for
the sake of completeness of the derivation.
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The numerical solution starts with normalizing the terms in (4.36) to 1/β as
(
xg f b− x
)2
= G2 [x−1+ exp(x− xn)] (4.37)
where
x = βψs (4.38)
G = βγ (4.39)
xg f b = β(VG−VFB) (4.40)
xn = β(2φB+φns) (4.41)
A few macros can be defined as
xsub = xg f b+G2/2−G
√
xg f b−1+G2/4 (4.42)
s(a,b,c) =
1
2
[
a+b−
√
(a−b)2+ c
]
(4.43)
σ(a,c,τ) =
aν
µ+ νµc
(
c2
3 −a
) (4.44)
where
ν= a+ c (4.45)
µ =
ν2
τ
+
c2
2
−a (4.46)
Using (4.37)-(4.46), the value of ψs is calculated using the following steps:
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1. Calculate η
η= s(xsub,xn+3,5) (4.47)
2. Calculate x0
a =
(
xg f b−η
)2−G2η+G2 (4.48)
c = 2
(
xg f b−η
)
+G2 (4.49)
τ= xn−η+ ln
(
a/G2
)
(4.50)
x0 = η+σ(a,c,τ) (4.51)
3. Calculate surface potential ψs as
∆0 = exp(x0− xn) (4.52)
p = 2
(
xg f b− x0
)
+G2 (1+∆0) (4.53)
q =
(
xg f b− x0
)2−G2 (x0+∆0−1) (4.54)
x = x0+
2q
p+
√
p2−2(2−G2∆0)q
(4.55)
ψs = x/β (4.56)
4.1.3 Interface Traps in SiC
The biggest problem currently faced by SiC MOSFETs is the poor quality of the SiC/SiO2 interface
which leads to a large density of interface states [81]-[83]. Yano et al. and Chung et al have shown
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that the growth of SiO2 on SiC using dry O2 results in a large density of interface traps [84], [85].
Yano et al. have shown that low inversion mobility in SiC MOSFETs is due to the presence of
large density of interface states [84]. Afanas’ev et al. [86] reported two types of interface traps at
the SiC/SiO2 interface: (a) Slow traps that can be passivated by NO annealing and (b) fast traps
that can be passivated by N2O based oxide . The Sodium-Enhanced Oxidation (SEO) technique
to grow gate-oxides has shown to have lower density of interface traps near the conduction band
edge as measured by thermal dielectric measurements [87]-[61].
Sheppard et al. have shown a C-V measurement based method to estimate the density of inter-
face states in 6H-SiC MOS structures [59]. Saks et al. have shown a Hall-effect based technique
to determine the density of interface states [60]. Arnold et al. have shown that Coulumbic scat-
tering of electrons in the channel due to immobile charges in the interface states is the dominant
scattering mechanism responsible for lowering the surface mobility in lightly doped p-type SiC
substrates [89]. Tilak et al. [90] have reported that the contribution of Coulumbic scattering and
surface roughness on the inversion layer mobility is significant for SiC MOSFETs
It can be seen that the presence of interface states is a very important physical mechanism that
governs the channel mobility in SiC MOSFETs. A compact model for SiC MOSFETs must provide
an efficient and accurate formulation to account for the presence of interface states in the MOSFET.
In addition, in the derivation of the approximate closed-form solution for surface potential ψs in
the PSP model [80], the effects of a density of state distribution has not been taken into account.
In this work, a new formulation to describe the density of interface states in the PSP model has
been proposed. The formulation offers a numerical form of the surface potential equation in the
presence of interface states in SiC. The formulation can be extended into an analytical solution of
the surface potential variable, and then can be easily implemented in a compact model.
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4.2 Modeling Interface Traps
Saks et al. [81] have provided a formulation of the distribution of the density of interface states,
based on characterization of SiC MOSFETs as
Dit(E) = Dit,mid +Dit,edge e
(
E−EC
σit
) (4.57)
where Dit,mid is the constant interface state density near the middle of the band-gap, Dit,edge is the
interface state density in the band-gap near the conduction band edge and sigit models the tail of
the exponential interface state description. The variation of density of interface states inside the
band-gap as described by (4.57) for Dit,mid = 1×1011 cm−2 eV−1, Dit,edge = 1×1014 cm−2 eV−1
and σit = 0.075 eV is shown in Fig. 4.3.
The density of interface traps can be integrated within the band-gap to obtain the trapped charge
per unit area as
Qit(ψs) = q
∫ EF
Ei
DitdE = q
{
Dit,mid ψs+Dit,edge σit e
(Ei−EC)
σit
[
e
ψs
σit −1
]}
(4.58)
The assumption under which the interface trapped charge density Qit is derived is that the trapped
charge is an infinitesimally thin sheet of charge next to the interface in the oxide that varies with
the Fermi-level or ψs. This assumption is physically reasonable, because studies on the properties
of the interface traps have shown experimentally that the traps are spatially located within a few
monolayers of Si-O-C on the interface [37]. Thus, the interface trapped charge is similar in its
effect to the fixed oxide charges, in that both charges are located next to the interface in the oxide.
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The main difference between Qit and Qot is that Qit depends on the ψs and thus varies with the
applied bias. However, its effect can be included in the SPE similar to Qot . One can re-write (4.19)
to include the effects of Qit as
VFB = φms− Q f +Qm+QotCox −
Qit(ψs)
Cox
(4.59)
Using VFB0 for the bias-independent part of VFB and using (4.58), we get
VFB =VFB0− qCox
{
Dit,mid ψs+Dit,edge σit e
(Ei−EC)
σit
[
e
ψs
σit −1
]}
(4.60)
Substituting the new value of VFB in (4.36), we get the final SPE of the form
VG−VFB0 = Qit (ψs)+ψs+
√
2εs pp0kT
Cox
√
h(ψs) (4.61)
where Qit (ψs) is defined in (4.58). Since the term Qit (ψs) monotonically increases with ψs, it can
be seen from (4.61) that the introduction of trapped charge effectively decreases the value of ψs
for any given applied gate-voltage. Physically, it can be explained as follows.
The applied gate voltage VG is divided between the voltage drop in the oxide φox and the
potential drop in the semiconductor ψs as (4.15)
VG = φox+ψs
Since the interface trapped charge Qit is assumed to reside next to the interface in the oxide, it
does not directly affect ψs. However, by a direct consequence of Gauss’s theorem, Qit increases
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the surface electric field and thus increase φox. For the same applied gate voltage, an increase in
φox results in a decrease of ψs which reduces the inversion charge Qi and depletion charge Qdep
in the semiconductor. The trapped charges become detrimental to the formation of the channel by
resulting in a reduction of Qi for any applied VG, and also acting as Coulumbic scattering centers
for Qi. As VG increases, the inversion charge Qi also increases, and the top layer of electrons
in the channel screen the other electrons from the trapped charges. As a result, the influence of
Coulumbic scattering due to Qit is reduced, and surface roughness becomes the dominant limiting
mechanism for mobility.
4.2.1 Implementation
The final SPE (4.61), taking into account Qit cannot be solved analytically, and Levenberg-Marquadt
method has been used. The new SPE has been implemented in a numerical form in Matlab along
with other PSP equations described in the previous section. This allows an analysis of all the
internal variables in the PSP model with the new SPE implementation. The native PSP model cal-
culates the surface potential using an approximate analytical solution [80]. Instead of using PSP’s
approximate solution for ψs, the new SPE has been used to solve for ψs with bias, and rest of the
calculations obtained from ψs like Qi, ID etc., have been done using PSP equations.
Fig. 4.4 shows the calculated values of surface potential using (4.61), for the condition of
no interface states (Dit,mid = 0, Dit,edge = 0) and with interface states (Dit,mid = 1011 cm−3, σit =
0.085 eV and varying Dit,edge). Flat-band voltage is assumed to be 0 for simplicity without lack of
generalization. It can be seen that the surface potential in weak and moderate inversion reduces due
to the built-up of interface trapped charge, and is calculated by the new SPE. Also, the transition
from weak inversion to saturation is characterized by the gradual transition of the surface potential
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from the linear increase to a saturated value, due to the build-up of trapped charge.
Fig. 4.5 shows the build-up of the inversion and trapped charges for Dit,edge = 1013 cm−3.
Naturally, for the zero trap condition, Qit = 0. It can be seen that the main effect of including Qit
in the SPE is the reduction in Qi for any given gate-bias. This effect causes the gradual transition
from weak inversion to strong inversion, as seen in the input characteristics of the enhancement
MOSFETs (Fig. 3.45). The gradual transition can also be achieved by the native PSP model using
the Coulumbic scattering parameter CS. However, CS only affects the current calculation inside
the model, and ignores the reduction of Qi, which is not physical.
Fig. 4.6 shows the comparison between the calculated drain current using the original and new
SPE, along-with measured input characteristics of the 16µm× 8µm enhancement MOSFET. The
effect of the trapped charge is seen during the region between weak inversion and the onset of
strong inversion. Using the Coulumbic scattering parameter CS in the native PSP model, it is not
possible to get a good description of the build-up of trapped charge in the channel, and the model
deviates from measurement in that region. With the new SPE, the calculated drain current matches
the measured drain current in weak inversion region well.
While it is clear that the trapped charge must be properly accounted by any model to accurately
describe the operation of SiC MOSFETs, especially in the weak/moderate inversion region, im-
plementation of the new SPE in a geometry and temperature scaled compact model is a non-trivial
task. One of the limitation of the new SPE formulation is that it is prone to non-convergence for
some bias values, and the solution for the surface potential relies on the initial values used in the
numerical algorithm. Moreover, the initial value guess also depends on the bias and thus is a limi-
tation of using the new SPE in a compact formulation. When the model convergence problems are
overcome, simulation times have been seen to increase by a factor of three. Despite the challenges
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of implementing the new SPE in a compact formulation, the work presented in this section is a
complete mathematical description of the effect of interface charges, and can serve as a foundation
for development of compact model equations.
Due to the challenges of convergence and simulation times with the new SPE, for the purpose of
large-scale circuit design, the native PSP model with changes in the code for SiC specific material
properties like intrinsic carrier concentration, band-gap with temperature scaling and surface mo-
bility has been used. The main reason for this approach is because the PSP model has a closed-form
analytical solution for the surface potential in its native code. Also, the partial effect of mobility
reduction due to the presence of interface traps can be modeled by the native PSP model using the
Coulumbic scattering paramter CS. The results for parameter extraction and model performance
for the SiC PSP model have been presented in the next few sections of this chapter.
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4.3 Parameter Extraction
A detailed parameter extraction strategy is outlined in the official PSP model documentation [1].
The extraction of a global parameter set for all the devices over temperature was broken into
several smaller steps. A global parameter set is scaled for a given device size using geometry
scaling rules and geometry scaled parameters. In addition, the global parameter set is also modified
over temperature using temperature scaling rules and temperature scaling parameters. The final
values of global parameters for a particular device size and simulation temperature are called local
parameters. Local parameters are parameter values used inside the model after the geometry and
temperature scaling calculations have been made.
The measurements required for parameter extraction have been outlined in sections 3.4 and
3.5. The parameter extraction strategy began with the extraction of local parameters for the long
channel large device (32µm× 8µm). This was done so that starting values for all the parameters
were obtained without any short-channel or narrow-width effects.
AC parameters were extracted first using the CGG−VG characteristics. The value of TOX was
determined by process information, and fixed in the beginning of the parameter extraction process,
because a lot of other parameters depend on the value of TOX. For the current process, the value
of TOX was fixed at 40 nm. The various AC parameter extracted after fixing the value of TOX
are shown in table 4.2. Their values were extracted by optimizing the simulated and measured
CGG−VG characteristics. The extracted values of TOX, NP were fixed after AC extraction. The
values of NEFF and DPHIB served as initial values and were re-optimized later.
Before extraction of DC parameters, the AC parameters were optimized properly and fixed
to their extracted values. Local DC parameters for the wide long channel MOSFET were ex-
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Table 4.2: AC parameter extraction
Step Parameters Fitted To Abs./Rel.
1 VFB, NEFF, DPHIB, NP, COX CGG−VG Relative
2 Re-optimize step 1
tracted next. Since parameters were being extracted for SiC devices, all the initial parameter values
were calculated for SiC. The long-channel device allowed proper extraction of mobility parameters
THEMU and MUE.
The shape of the simulated ID−VGS curve was roughly set by extracting NEFF, BETN, MUE
and THEMU from the wide long-channel device. Then, NEFF, DPHIB, CT and GFACNUD
were extracted using the sub-threshold region of the ID−VGS characteristics. Mobility parameters
MUE, THEMU, CS, XCOR and BETN were then re-optimized using the ID−V GS and gm−VGS
characteristics. Coulumbic scattering parameter CS is very important in describing the effect of
interface states in the SiC enhancement MOSFETs, and proper extraction of CS is important.
The value of velocity saturation parameter THESAT was then be estimated using the ID−VDS
measurement. The conductance parameters ALP, ALP1, ALP2, VP and AX were extracted using
the gDS−VDS measurement. THESAT was re-extracted using ID−VDS measurement and the two
steps were re-optimized until satisfactory fits were obtained. All the steps of parameter extraction
for the wide long-channel MOSFET are outlined in table 4.3.
After the extraction of parameters for the wide long-channel MOSFET, parameters were ex-
tracted for the wide short-channel MOSFET (32µm× 2µm). Doing so allowed the extraction of
short-channel effect parameters like DIBL without including the effects of narrow-width. Mobil-
ity reduction parameters MUE and THEMU were taken from the long-channel MOSFET. First,
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Table 4.3: DC wide long channel parameter extraction
Step Parameters Fitted To Abs./Rel.
1 NEFF, BETN, MUE, THEMU ID−VGS Absolute
2 NEFF, DPHIB, CT, GFACNUD ID−VGS Relative
3 MUE, THEMU, CS, XCOR, BETN gm−VGS Absolute
4 THESAT ID−VDS Absolute
5 ALP, ALP1, ALP2, VP, AX gDS−VDS Relative
6 THESAT ID−VDS Absolute
parameters NEFF, DPHIB, BETN and RS were extracted using the ID−VGS characteristics. The
extracted value of RS from the short-channel MOSFET was copied back into the long-channel
MOSFET parameter set, and steps 1-6 for the long-channel MOSFET was re-optimized. The
rest of the parameters extracted for the short channel length are shown in table 4.4. Parameters
GFACNUD, VSBNUD and DVSBNUD were only extracted if non-uniform doping effects in the
substrate are needed. The NUD effect can be turned on by setting SWNUD to 1.
Table 4.4: DC wide short channel parameter extraction
Step Parameters Fitted To Abs./Rel.
1 NEFF, BETN, DPHIB, RS ID−VGS Absolute
2 NEFF, DPHIB, CT, GFACNUD, VSBNUD, DVSBNUD ID−VGS Relative
3 BETN, RS, XCOR gm−VGS Absolute
4 THESAT ID−VDS Absolute
5 CFB gDS−VDS Absolute
Once satisfactory parameters were obtained for both the wide-long and wide-short channel
MOSFETs, the extraction procedure described in tables 4.3 and 4.4 was be performed on all inter-
mediate channel lengths and widths to obtain a set of local parameters for every intermediate device
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size. In development of a global parameter set, the effects of temperature scaling and geometry
scaling were treated separately as described in the next sub-sections.
4.3.1 Temperature Scaling Parameter Extraction
The temperature scaling parameters of any device can be extracted by using the room temperature
local parameters determined for that device as a starting point. Next, the corresponding temper-
ature scaling parameters are extracted using measured data at various temperature points. For
example, instead of using THEMU in the parameter extraction procedure at elevated temperature,
the corresponding temperature scaling parameter STTHEMU was extracted instead. The refer-
ence temperature TR was always set to room temperature, such that the local parameters obtained
at room temperature were not affected by temperature scaling equations. For the SiC process,
characterization for all devices was done at three temperature points of 25 °C, 125 °C and 225 °C.
Tables 4.5 and 4.6 show the temperature scaling parameters extracted using over-T measurements
from the long and short-channel MOSFETs.
Table 4.5: Temperature scaling parameters extracted using long-channel MOSFET
Step Parameters Fitted To Abs./Rel.
1 STVFB ID−VGS over T Relative
2 STBETN, STMUE, STTHEMU, STCS, STXCOR ID−VGS over T Absolute
3 STTHESAT ID−VDS Absolute
Another approach to extracting temperature scaling parameters is to set the reference tempera-
ture TR to the corresponding temperature, e.g. 125 °C. Then all the local parameters are extracted
for all the devices as described in the previous section, and local parameter sets are obtained at each
temperature. Finally, the temperature scaling parameters can be extracted by the variation of each
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Table 4.6: Temperature scaling parameters extracted using short-channel MOSFET
Step Parameters Fitted To Abs./Rel.
1 STVFB ID−VGS over T Relative
2 STBETN, STRS ID−VGS over T Absolute
3 STTHESAT ID−VDS Absolute
local parameter over temperature. This approach is more time-consuming as it involves dealing
with a very large number of parameters. However, if the native temperature scaling equations do
not sufficiently described the variation of a particular parameter over the entire temperature range,
such an approach is needed in order to determine the new temperature scaling for a particular pa-
rameter. For the purpose of the low voltage SiC MOSFETs, since the chosen temperature range
was 25 °C to 225 °C, PSP’s native temperature scaling equations proved sufficient and thus the
first approach was used.
4.3.2 Geometry Scaling Parameter Extraction
Before the extraction of geometry scaling parameters, it is important to distinguish between mask
dimensions and actual dimensions. Fig. 4.7 shows a schematic of a MOSFET with the differ-
ence between physical and layout L and W shown. The difference between actual layout length
and physical length due to lateral source and drain diffusion is denoted by ∆L and the difference
between layout width and physical width is denoted by ∆W . The value of ∆L can be extracted
from the extrapolated zero-crossing of 1/BETN versus mask length L, and the value of ∆W can be
extracted from the extrapolated zero-crossing of BETN versus mask width W [91]. The details of
the extracted values of ∆L and ∆W are given in Sections 4.4.4 and 4.5.4.
Once local parameters for all device sizes were extracted, corresponding geometry scaling
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parameters for each scalable parameter were extracted using the local parameters as a function of
W and L. For example, the flat-band voltage parameter VFB has a geometry scaling rule given as
[1]
VFB =VFBO+VFBL
LEN
LE
+VFBW
WEN
WE
+VFBLW
WEN . LEN
WE . LE
(4.62)
where VFB is the local parameter value, VFBO is the geometry independent part, VFBL is the length
dependent part, VFBW is the width dependent part and VFBLW is the area dependent part of the
flat-band voltage. LEN and WEN were the electrical lengths and widths of the device, while LE
and WE were reference values, and were kept at 1µm each inside the model. Each geometry scaled
parameter has a similar equation as shown in (4.62), and thus an accurate scaling for each parameter
over the entire geometry was obtained.
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4.3.3 Final Optimization
Once both temperature scaling and geometry scaling parameters were extracted, a global parameter
set was obtained which would describe the characteristics of all device sizes over temperature. It
is often the case that the global parameter set does not fit all the devices equally well, and an
optimization is obtained, where the global parameters fit all the device sizes well, but may not fit
some individual devices. If more accuracy is needed for some particular device or temperature, the
local parameters for that condition can be calculated from the global set using the scaling rules,
and then rest of the parameters can be re-extracted to improve the fit for the particular condition.
The other alternative is to use binned parameter sets, where each bin has a global parameter set
of its own, and the parameters are switched when moving from one bin to the other, with each
bin having its separate global and scaling parameters. For the low voltage SiC process, a single
global parameter set was extracted and the next two sections show the model performance for the
depletion and enhancement SiC MOSFETs.
4.4 Depletion MOSFET Model Performance
Parameters for depletion MOSFETs were extracted using characterization data over temperature
as shown in section 3.4. This section has been sub-divided into several sections. First, the per-
formance of the SiC PSP model for the wide-long (32µm× 8µm), wide-short (32µm× 2µm) and
narrow-long (8µm× 8µm) depletion MOSFETs at room temperature has been presented. Next,
the geometry scaling of the various model parameters have been shown. Finally, the performance
of the three corner devices has been shown at 125 °C and 225 °C. Agilent’s IC-CAP software
was used with ADS simulator for the parameter extraction and optimization [92]. The modified
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Verilog-A code for PSP 103.1.1 was used with SiC specific constants and mobility changes.
4.4.1 Gate Capacitance
The characterization setup for gate capacitance CGG−VG measurement has been described in sec-
tion 3.4.1. Fig. 4.8 shows the simulated SiC PSP model for the 32µm×8µm depletion MOSFET.
Parameter TOX was set to 40 nm. Initial values for VFB, NEFF, DPHIB, NP and COX were ex-
tracted. Good agreement was observed between the simulation and measurements. The measured
CGG−VG characteristic was seen to reduce in the accumulation region, and is likely due to the
resistance of the accumulation layer.
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Fig. 4.8: Measured (solid) and simulated (dash) CGG−VG characteristics of 32µm×8µm depletion
MOSFET at 25 °C
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4.4.2 Input Characteristics
The comparison between measurement and simulation of the input characteristics at room temper-
ature of (32µm×8µm), (32µm×2µm) and (8µm×8µm) depletion MOSFETs is shown in Figs. 4.9
- 4.11 respectively. The back-bias dependence seen in the devices was not captured completely by
the model at large back biases of VSB > 9 V . This was attributed to strong non-uniform doping in
the substrate. However, most of the depletion MOSFETs are connected as active loads with their
gates and sources tied together (VGS = 0). NEFF and DPHIB were re-optimized using the ID−VGS
characteristics. Values for BETN, MUE, THEMU, CT, CS, XCOR were also extracted. It can
be seen that the performance of the depletion MOSFETs was well matched by the model.
The derived transconductance (gm−VGS) characteristics for the three devices are shown in Figs.
4.12 - 4.14 respectively. The gm−VGS characteristics show a mis-match between the model and
simulation. The reason for the mis-match is that the depletion MOSFETs show a non-linear mobil-
ity reduction at higher gate biases due to non-uniform substrate doping, and the model parameters
have been extracted to do a best-fit to the characteristics over the entire bias range. As a result,
the peaks in the gm−VGS characteristics are not fitted by the model, as the non-linear mobility
reduction is not captured.
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Fig. 4.9: Measured (solid) and simulated (dash) ID−VGS characteristics of 32µm×8µm depletion
MOSFET at 25 °C
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Fig. 4.10: Measured (solid) and simulated (dash) ID−VGS characteristics of 32µm×2µm depletion
MOSFET at 25 °C
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Fig. 4.11: Measured (solid) and simulated (dash) ID−VGS characteristics of 8µm×8µm depletion
MOSFET at 25 °C
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Fig. 4.12: Measured (solid) and simulated (dash) gm−VGS characteristics of 32µm×8µm depletion
MOSFET at 25 °C
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Fig. 4.13: Measured (solid) and simulated (dash) gm−VGS characteristics of 32µm×2µm depletion
MOSFET at 25 °C
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Fig. 4.14: Measured (solid) and simulated (dash) gm−VGS characteristics of 8µm×8µm depletion
MOSFET at 25 °C
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4.4.3 Output Characteristics
The comparison between measurement and simulation of the output characteristics at room tem-
perature of (32µm×8µm), (32µm×2µm) and (8µm×8µm) depletion MOSFETs is shown in Figs.
4.15 - 4.17 respectively. Mobility parameters THEMU and MUE were extracted using the out-
put characteristics of the wide-long channel MOSFET. The short-channel MOSFET characteristics
were used to extract RS. Simulated and measured output conductance for the three device sizes is
shown in Figs. 4.18 - 4.20 respectively. Velocity saturation parameter THESAT was extracted
using the gDS−VDS characteristics. It can be seen that the longer channel lengths have a low gDS
and a relatively flat output characteristics at VGS = 0V , where most of the depletion MOSFETs are
operated. Thus, the long depletion MOSFETs are good current sources. The presence of channel
length modulation (CLM) is seen in the output characteristics of the 32µm× 2µm device, and is
included in the model.
4.4.4 Geometry Scaling
Most of the parameters in the PSP model scale with length L and width W, and there are sepa-
rate scaling parameters for length-scaling and width-scaling. When geometry scaling is ON in the
model, the local parameter values are calculated using global parameters and the corresponding de-
vice length and width. Local values for all parameters are calculated using one form of a geometry
scaling equation and geometry scaling parameters.
For the SiC process, in order to analyze the length scaling of the parameters, W was kept
constant at 32µm and L was varied from 8µm to 2µm. For width scaling, L was kept constant at
8µm and W was varied from 32µm to 8µm.
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Fig. 4.15: Measured (solid) and simulated (dash) ID−VDS characteristics of 32µm×8µm depletion
MOSFET at 25 °C
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Fig. 4.16: Measured (solid) and simulated (dash) ID−VDS characteristics of 32µm×2µm depletion
MOSFET at 25 °C
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Fig. 4.17: Measured (solid) and simulated (dash) ID−VDS characteristics of 8µm×8µm depletion
MOSFET at 25 °C
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Fig. 4.18: Measured (solid) and simulated (dash) gDS−VGS characteristics of 32µm×8µm deple-
tion MOSFET at 25 °C
126
05
10
15
20
25
30
0 3 6 9 12 15
g D
S
(A
/V
)
Drain voltage (V)
Measured
Simulated
x 10-4
Fig. 4.19: Measured (solid) and simulated (dash) gDS−VGS characteristics of 32µm×2µm deple-
tion MOSFET at 25 °C
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Fig. 4.20: Measured (solid) and simulated (dash) gDS−VGS characteristics of 8µm×8µm depletion
MOSFET at 25 °C
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Before the extraction of geometry scaling parameters, values of ∆L and ∆W were extracted
using the geometry scaling of BETN [91]. Fig. 4.21 shows the variation of BETN with L and
W. ∆L was calculated to be 0.23µm from the extrapolated zero-crossing of 1/BETN versus L and
∆W was calculated to be 0.0013µm from the extrapolated zero-crossing of BETN versus W. The
calculated values of ∆L and ∆W were used to calculate internal values for LE and WE according to
LE = L−∆L (4.63)
WE =W −∆W (4.64)
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Fig. 4.21: Extraction of ∆L and ∆W from BETN
Using the local parameters extracted for various values of W and L as described in section
3.1.1, the variation of the parameters was seen with W and L. Using the same data, the geometry
scaling parameters for BETN were extracted. BETN scales with geometry as
BETN =
UO
GP, E
.
WE
LE
. GW, E (4.65)
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where UO is the zero-field mobility, GP, E and GP, E are set to 1. A single value of UO satisfies
both the width and length scaling for BETN if the values of ∆L and ∆W were accurately extracted
in the last step. The value of UO was calculated to be 0.0305.
Fig. 4.22 shows the length scaling of VFB. The geometry scaling parameters for VFB were
extracted according to the following scaling rule
VFB = VFBO +VFBL
LEN
LE
+VFBW
WEN
WE
+VFBLW
WEN LEN
WE LE
(4.66)
where LEN and WEN are reference lengths and widths and equal to 1µm, VFB is the local parameter
value, VFBO is the geometry independent global value, VFBL is the length-scaling global value,
VFBW is the width-scaling global value and VFBLW is the length and width scaling global value.
The extracted value of VFBO was -9 and that of VFBL was -2.2. No variation of VFB was
observed with width, and VFBW and VFBLW were set to 0.
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Fig. 4.22: Variation of VFB with 1/L
The variation of saturation velocity parameter THESAT with L is shown in Fig. 4.23. The
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geometry scaling for THESAT is given as
THESAT =
(
THESATO+THESATL.
GW, E
GP, E
.
[
LEN
LE
]THESATLEXP)
.
(
1+THESATW.
WEN
WE
)
.
(
1+THESATLW.
WEN .LEN
WE .LE
)
(4.67)
where the parameter naming convention is the same as in the case of VFB. The calculated value of
THESATO was -0.604, value of THESATL was 0.7 and the value of THESATLEXP was 0.055.
The variation of THESAT with width was negligible, and was not used by setting THESATW and
THESATLW to 0. The length scaling of DIBL parameter CF is shown in Fig. 4.24. The length
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Fig. 4.23: Variation of THESAT with 1/L
variation for CF is given by
CF = CFL.
[
LEN
LE
]CFLEXP
.
(
1+CFW.
WEN
WE
)
(4.68)
It can be seen that the DIBL parameter increased with 1/L as expected. Due to a large drain-source
voltage of 20 V in the SiC MOSFETs, the DIBL effect was seen at channel lengths of 2µm. The
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calculated values of CFL, CFLEXP and CFW were 0.25, 0.9 and 0 respectively.
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Fig. 4.24: Variation of CF with 1/L
4.4.5 Temperature Scaling
Temperature scaling rules affect the calculation of the local parameters in the same way as geom-
etry scaling rules. Temperature scaling rules are calculated based on the difference between simu-
lation temperature and reference temperature (which is in most cases 25 °C). A thorough approach
to extract a full geometry and temperature scaled model is to perform geometry scaling at several
temperature points, and then derive temperature scaling parameters for every global parameter and
their geometry scaling parameters as well. For example, for the flat-band voltage parameter VFB,
one would need to extract values for every device size at each temperature point. Then, the temper-
ature scaling parameters for VFB and its scaling parameters VFBL, VFBW and VFBLW must be
extracted using the temperature data. While this procedure is thorough, it involves a 2-dimensional
scaling problem (with geometry and temperature). As a result, this approach has not been used for
temperature scaling in this process.
Instead, the temperature and geometry scaling aspects have been partitioned and assumed in-
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dependent of each other. In other words, geometry scaling parameters have been extracted in the
usual way at room temperature, and then temperature scaling parameters for the large device has
been extracted, assuming the geometry scaling holds over temperature. While this assumption is
incorrect, it introduces error within tolerable limits and lessens the burden of a thorough parameter
extraction which is time consuming, and outside the scope of this dissertation. Once the tempera-
ture scaling parameters have been extracted, the resultant temperature and geometry scaled model
has been tested for the narrow-long and wide-short devices, and it has been shown that the error
introduced by the simplification of parameter extraction is within tolerance.
Temperature scaling was done using three temperature points of 25°C, 125°C and 225°C. This
section presents the temperature scaling of the large 32µm× 8µm depletion MOSFET. Fig. 4.25
shows the comparison between measurement and simulation of the input characteristics over tem-
perature. The threshold voltage can be seen to decrease with increasing temperature as expected,
and the on-state resistance increases. Figs. 4.26 and 4.27 show the output characteristics for the
same device at 125 °C and 225 °C respectively.
Temperature scaling for BETN is given as
BET NT = BETN .
(
TKR
TKD
)STBET
(4.69)
where BET NT is the temperature scaled local value of BETN for a given temperature, STBET is
the temperature scaling parameter for BETN, TKR is the reference temperature in Kelvin scale and
TKD is the ambient temperature in Kelvin scale. Using the extracted local values for BETN over
temperature, the value of STBET was calculated to be 2.6. The temperature scaling of BETN is
shown in Fig. 4.28.
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Fig. 4.25: Measured (solid) and simulated (dash) ID−VGS characteristics of 32µm×8µm depletion
MOSFET over temperature
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Fig. 4.26: Measured (solid) and simulated (dash) ID−VDS characteristics of 32µm×8µm depletion
MOSFET at 125 °C
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Fig. 4.27: Measured (solid) and simulated (dash) ID−VDS characteristics of 32µm×8µm depletion
MOSFET at 225 °C
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Fig. 4.28: Temperature scaling of BETN for the 32µm×8µm depletion MOSFET
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VFB is scaled with temperature as
V FBT = VFB+(TKD−TKR) . STBET (4.70)
The variation of VFB with temperature is shown in Fig. 4.29. The extracted value of STVFB from
temperature variation of VFB was −1.95×10−3.
The temperature scaling of THEMU is given as
T HEMUT = THEMU .
(
TKR
TKD
)STTHEMU
(4.71)
where STTHEMU is the temperature scaling parameter for THEMU. The variation of THEMU
with temperature is shown in Fig. 4.30. The calculated value of STTHEMU was 1.9.
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Fig. 4.29: Temperature scaling of VFB for the 32µm×8µm depletion MOSFET
Once the temperature scaling parameters were extracted for the 32µm× 8µm depletion MOS-
FET, using the temperature and geometry scaling equations, performance for other device sizes can
be predicted. A complete extracted parameter list is given in Table 4.7 at the end of this chapter.
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Fig. 4.30: Temperature scaling of THEMU for the 32µm×8µm depletion MOSFET
4.5 Enhancement MOSFET Model Performance
The performance of the SiC PSP model for enhancement MOSFETs has been presented in the
same way as for depletion MOSFETs. Parameters for enhancement MOSFETs were extracted us-
ing characterization data over temperature as shown in section 3.5. During characterization, it was
found that the 32µm×8µm enhancement MOSFET had a damaged gate-oxide. Since the charac-
terization was done for several devices in with scripted macros, the problem of gate-oxide leakage
was discovered after all the device data was taken. As a result, the 16µm× 8µm enhancement
MOSFET has been used instead of the 32µm×8µm as the large device in parameter extraction.
First, the performance of the SiC PSP model for the wide-long (16µm× 8µm), wide-short
(32µm× 2µm) and narrow-long (8µm× 8µm) depletion MOSFETs at room temperature has been
presented. Next, the geometry scaling of the various model parameters have been shown. Finally,
the performance of the 3 corner devices has been shown at 125 °C and 225 °C.
136
4.5.1 Gate Capacitance
The characterization setup for gate capacitance CGG−VG measurement has been described in sec-
tion 3.5.1. Fig. 4.31 shows the simulated SiC PSP model for the 32µm×8µm enhancement MOS-
FET. Parameter TOX was set to 40 nm. Initial values for VFB, NEFF, DPHIB, NP and COX
were extracted. Good agreement was observed between the simulation and measurements.
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Fig. 4.31: Measured (solid) and simulated (dash) CGG−VG characteristics of 32µm×8µm enhance-
ment MOSFET at 25 °C
4.5.2 Input Characteristics
The comparison between measurement and simulation of the input characteristics at room tem-
perature of (16µm× 8µm), (32µm× 2µm) and (8µm× 8µm) enhancement MOSFETs is shown in
Figs. 4.32 - 4.34 respectively. NEFF and DPHIB were re-optimized using the ID−VGS charac-
teristics. Values for BETN, MUE, THEMU, CT, XCOR were also extracted. The input char-
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acteristics were modeled well by accurately extracting the Coulumbic scattering parameter CS,
which describes the gradual transition from weak inversion to strong inversion due to scattering
from trapped electrons in interface states. The derived transconductance (gm−VGS) characteristics
for the three devices are shown in Figs. 4.35 - 4.37 respectively.
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Fig. 4.32: Measured (solid) and simulated (dash) ID−VGS characteristics of 16µm×8µm enhance-
ment MOSFET at 25 °C
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Fig. 4.33: Measured (solid) and simulated (dash) ID−VGS characteristics of 32µm×2µm enhance-
ment MOSFET at 25 °C
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Fig. 4.34: Measured (solid) and simulated (dash) ID−VGS characteristics of 8µm×8µm enhance-
ment MOSFET at 25 °C
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Fig. 4.35: Measured (solid) and simulated (dash) gm−VGS characteristics of 16µm×8µm enhance-
ment MOSFET at 25 °C
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Fig. 4.36: Measured (solid) and simulated (dash) gm−VGS characteristics of 32µm×2µm enhance-
ment MOSFET at 25 °C
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Fig. 4.37: Measured (solid) and simulated (dash) gm−VGS characteristics of 8µm×8µm enhance-
ment MOSFET at 25 °C
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4.5.3 Output Characteristics
The comparison between measurement and simulation of the output characteristics at room tem-
perature of 16µm× 8µm, 32µm× 2µm and 8µm× 8µm enhancement MOSFETs is shown in Figs.
4.38 - 4.40 respectively. Mobility parameters THEMU and MUE were extracted using the out-
put characteristics of the wide-long channel MOSFET. The short-channel MOSFET characteristics
were used to extract RS. Simulated and measured output conductance for the three device sizes is
shown in Figs. 4.41 - 4.43 respectively. Velocity saturation parameter THESAT was extracted
using the gDS−VDS characteristics. Long-channel enhancement MOSFETs exhibited a high value
of RON , and made them suitable in current matching applications. The presence of channel length
modulation (CLM) is seen in the output characteristics of the 32µm×2µm device, and is included
in the model.
0
2
4
6
8
10
12
14
0 3 6 9 12 15
D
ra
in
 
cu
rr
en
t (
A
)
Drain voltage (V)
Measured
Simulated
x 10-5
VGS = 15 V
12 V
6 V
9 V
Fig. 4.38: Measured (solid) and simulated (dash) ID−VDS characteristics of 16µm×8µm enhance-
ment MOSFET at 25 °C
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Fig. 4.39: Measured (solid) and simulated (dash) ID−VDS characteristics of 32µm×2µm enhance-
ment MOSFET at 25 °C
4.5.4 Geometry Scaling
For sake of brevity, only the results of geometry scaling for enhancement MOSFETs has been pre-
sented in this section. The detailed derivation and procedure of determining geometry scaling has
been described in section 4.4.4. Since the largest device size available for enhancement MOSFETs
was 16µm×8µm, in order to determine length scaling of the parameters, devices with width 32µm
and lengths 2, 2.4, 2.8, 3.2, 3.6 and 4µm were used. For width scaling, three device widths of
24µm, 16µm and 8µm were used. The quality of model fits to the measurement lend confidence in
the geometry scaling performance of the global model.
The geometry scaling parameter extraction began with the extraction of ∆L and ∆W using
BETN. The variation of BETN with L and W for enhancement MOSFETs is shown in Fig. 4.44.
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Fig. 4.40: Measured (solid) and simulated (dash) ID−VDS characteristics of 8µm×8µm enhance-
ment MOSFET at 25 °C
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Fig. 4.41: Measured (solid) and simulated (dash) gDS−VGS characteristics of 16µm× 8µm en-
hancement MOSFET at 25 °C
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Fig. 4.42: Measured (solid) and simulated (dash) gDS−VGS characteristics of 32µm× 2µm en-
hancement MOSFET at 25 °C
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Fig. 4.43: Measured (solid) and simulated (dash) gDS−VGS characteristics of 8µm×8µm enhance-
ment MOSFET at 25 °C
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The calculated values of ∆L and ∆W were 0.21µm and 0.08µm respectively and were used in the
geometry scaling procedure. Using the variation of BETN with device geometry, value of UO was
set to 0.0042.
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Fig. 4.44: Extraction of ∆L and ∆W from BETN
Fig. 4.45 shows the length scaling of VFB. The extracted value of VFBO was -0.5 and that of
VFBL was -5.9. No variation of VFB was observed with width, and VFBW and VFBLW were
set to 0.
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Fig. 4.45: Variation of VFB with 1/L
The variation of saturation velocity parameter THESAT with L is shown in Fig. 4.46. The
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calculated value of THESATO was -0.385, value of THESATL was 0.7 and the value of THE-
SATLEXP was 0.055. The variation of THESAT with width was negligible, and was not used by
setting THESATW and THESATLW to 0.
0.25
0.26
0.27
0.28
0.29
0.3
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7
TH
ES
AT
1/L (µm-1)
Local
Global
Fig. 4.46: Variation of THESAT with 1/L
The length scaling of DIBL parameter CF is shown in Fig. 4.47. The DIBL parameter was
seen to increase with 1/L as expected. Due to a large drain-source voltage of 20 V in the SiC
MOSFETs, the DIBL effect was seen at channel length of 2µm. The calculated values of CFL,
CFLEXP and CFW were 0.25, 1.05 and 0 respectively.
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Fig. 4.47: Variation of CF with 1/L
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4.5.5 Temperature Scaling
Temperature scaling has been discussed in detail in section 4.4.5, and will not be discussed again.
Instead, results of the performance of the model for the 16µm×8µm enhancement MOSFET have
been presented. A list of all the extracted enhancement model parameters have been listed in Table
4.7.
Fig. 4.48 shows the comparison between measurement and simulation of the input characteris-
tics over temperature. The threshold voltage can be seen to decrease with increasing temperature as
expected. Figs. 4.49 and 4.50 show the measured and simulated output characteristics for the same
device at 125 °C and 225 °C respectively. It is seen that the on-state resistance of the enhancement
MOSFET decreases with temperature, which is opposite to the expected behavior. This behavior is
attributed to the behavior of interface trap occupancy, which reduces with increasing temperature
and has been described in detail in section 3.5.4. This effect has been modeled by using the proper
values for the temperature scaling parameters STBETN, STVFB and STTHEMU.
The temperature scaling of BETN is shown in Fig. 4.51. Using the extracted local values for
BETN over temperature, the value of STBET was calculated to be -0.41. The variation of VFB
with temperature is shown in Fig. 4.52. The extracted value of STVFB from temperature variation
of VFB was −2.3×10−3. The variation of THEMU with temperature is shown in Fig. 4.53. The
calculated value of STTHEMU was 1.5.
In order to account for the reduction of trapped charge as temperature increases, the Coulumbic
scattering parameter CS was also scaled with temperature. The temperature scaling for CS is given
by
CST = CS .
(
TKD
TKR
)STCS
(4.72)
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Fig. 4.50: Measured (solid) and simulated (dash) ID−VDS characteristics of 16µm×8µm enhance-
ment MOSFET at 225 °C
Fig. 4.54 shows the temperature scaling of CS. The calculated value of STCS was -2.2. As ex-
pected, as the temperature increases, the effect of CS reduces because the electrons in the channel
get more energy to overcome the trapped charge scattering. In addition to this effect, the trap
occupancy also decreases with temperature [67] which further reduces the Coulumbic scattering
component in the channel. The complete parameter set for the enhancement MOSFET is given in
Table 4.7.
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Table 4.7: Extracted parameters of the PSP model
Parameter Description Depletion Enhancement
TYPE N-type: 1, P-type: -1 1 1
LEVEL Model selection 103 103
TR Reference temperature 25 25
DTA Temperature offset 0 0
SWGEO Geometry scaling switch 1 1
SWDELVTAC Separate charge calculation flag 1 1
QMC Quantum-mechanical correction 1 1
VFB Flat-band voltage local value - -
VFBO Geometry independent part -9 -0.5
VFBL L-scaling -2.2 -5.9
STVFB Temperature scaling −1.95×10−3 −2.3×10−3
TOX Oxide Thickness local value - -
TOXO Geometry independent part 4.1×10−8 4.1×10−8
NEFF Substrate doping local value - -
NSUBO Geometry independent part 2.06×1022 1.05×1022
FACNEFFAC Effect substrate doping factor - -
FACNEFFACO Geometry independent part 2.694 2.512
DPHIB Offset of bulk potential - -
DPHIBO Geometry independent part 1.913 1.878
CF DIBL parameter - -
CFL L-scaling 0.25 0.255
CFLEXP L-scaling exponent 0.9 1.05
BETN Zero-field mobility X Aspect ratio - -
UO Zero-field mobility 0.05 0.0042
STBET Temperature scaling 2.6 -0.41
MUE Mobility reduction coefficient local value - -
MUEO Geometry independent part 4.077 1
THEMU Mobility reduction exponent local value - -
THEMUO Geometry independent part 0.911 3.112
STTHEMU Temperature scaling 1.9 1.5
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Parameter Description Depletion Enhancement
CS Coulumbic scattering local value - -
CSO Geometry independent part 0 118.6
STCS Temperature scaling 0 -2.5
THESAT Velocity saturation parameter local value - -
THESATO Geometry independent part -0.604 -0.385
THESATL L-scaling 0.7 0.7
THESATEXP L-scaling exponent 0.055 0.055
AX Linear/saturation transition factor local value - -
AXO Geometry independent part 3 0.6
COX Intrinsic channel oxide capacitance local
value
- -
COXO Geometry independent part 2.11×10−13 2.11×10−13
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Chapter 5
Power MOSFET Model
5.1 Introduction
Compact model development for SiC power MOSFETs is currently an active area of research.
With the rapid development of SiC power MOSFETs by various research groups, the development
of good compact models for power MOSFETs must follow. Several device manufacturers ship
SPICE sub-circuit models with their devices, which have numerous problems. Sub-circuit models
generally suffer from empirical formulation and do not always provide physically relevant parame-
ters. In addition, the overall complexity of sub-circuit models often causes convergence problems.
There are several sub-circuit based power MOSFET models in the published literature that con-
tain discrete models to simulate the DMOSFET structure [93] – [99]. Compact models have a
clear advantage over sub-circuit models because of improved convergence, physical description of
equations and parameters and a reduction in the total number of parameters. Designers are now
feeling the need for accurate compact models to be able to simulate the new breed of SiC power
MOSFETs.
A physical model based on the charge sheet approach has been proposed by Brews et al. [73]
that provides an accurate description of the device performance [100]. However, the model relies
heavily on the description of the device structure and internal doping profiles, and cannot be used
for off-the shelf devices. Budihardjo et al. proposed a lumped-charge model [101] which is based
on the lumped charge modeling approach [102], [103]. The lumped charge (LC) modeling ap-
proach, as the name suggests consists of lumping the charges in the device in the various regions,
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and the charges vary with the applied biases. LC models have a good physical description of the
various regions of operation, but their parameters are difficult to extract. McNutt et al. presented
a compact model for SiC power MOSFETs with a good description of the gradual transition from
linear to saturation region of operation. The model’s parameter extraction procedure has been im-
plemented in a proprietary software that is not available. Phankong et al. developed a model with
a good description of the internal capacitances [104]. However, the model has a simple descrip-
tion of the channel current and does not accurately reproduce the gradual transition from linear
to saturation seen in SiC power MOSFETs. Go¨hler et al. proposed a compact model in VHDL
with a good description of the switching behavior and the reverse diode of the power MOSFET
[105]. However, the model has a simplified formulation of the on-state characteristics and does not
accurately model the transition from linear to saturation region.
A new compact model has been developed in this work for SiC power MOSFETs, with a
datasheet driven parameter extraction methodology [45]. The parameter extraction procedure
would allow the user to extract all relevant model parameters using the data that is available from
most device vendors. The model features an accurate description of the MOS channel, drift region,
non-linear capacitances, and the internal charges. Parameters have been extracted for the com-
mercially available 1200 V, 20 A SiC power MOSFET from 25°C to 200°C. The model’s on-state
and switching behavior has been verified by comparing simulation with characterized data from
bare-die and packaged devices.
For modeling low voltage MOSFETs, the PSP model was used as the base model with SiC
relevant modifications. The low voltage MOSFETs are used in a large variety of applications,
including digital, analog and RF applications. For the present work, the SiC MOSFETs were
intended to develop digital and low frequency analog circuits for the gate driver. A compact model
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needed to design such circuits must have all the necessary effects included in them that would be
sufficient for the application. At the same time, several effects that are irrelevant for the intended
application can be omitted to lessen the burden of simulation complexity and parameter extraction.
In short, a compact model must be sufficiently able to model a device for an intended application
space. The PSP model contains all physical effects that are important to consider when designing
digital and low frequency analog circuits and was suited for modeling the low voltage MOSFETs.
Additionally, several geometries of the low voltage devices were available, and the PSP model
offers geometry and temperature scaling frameworks which enabled the use of a single global
parameter set for all the device sizes.
The emphasis on the intended application is important, and it justifies the use of the PSP model
for the low voltage MOSFETs. The power MOSFET on the other hand is used in switch-mode
type application, where large-signal DC and transient characteristics of the device are of interest.
A compact model for the power MOSFET model needs to address different requirements of the
application space. Since power MOSFETs are not geometry scaled devices, geometry scaling is
not needed in a power MOSFET model. Similarly, more focus must be given to the switching
characteristics of the device, and the large signal C-V characteristics of the model must accurately
fit the device. Thus, the formulation of the power MOSFET is different and less extensive than the
PSP model, because it is sufficient and accurate to describe the power MOSFET characteristics in
power system simulations.
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5.2 Model Description
The power MOSFET model developed in this work has been written in MAST and Verilog-A
modeling languages and is supported by a wide variety of simulators. For sake of brevity, the
term “model” from now on throughout this chapter refers to the new power MOSFET model,
unless specified otherwise. The basic structure of the model is shown Fig. 5.1. The model has
3 external pins – gate (G), drain (D) and the source (S) and an internal pin (DI) to represent the
partitioning of the drift region from the channel region of the DMOSFET. In the description of the
model, the calculated variables have been written using a normal font style with the name of the
variable like Ichannel and qgd . The model parameters have been written in all-capital bold letters
like VT1 and KP1, and temperature scaled parameters have been written with a sub-script T like
VT1T and KP1T to ease the distinction between internal variables, model parameters and their
temperature scaled values. In order to improve readability, the equations discussed in this section
do not include the temperature scaled representation for the parameters. However, temperature
scaling will be discussed in detail in Section 5.3.4.
5.2.1 On-state Characteristics
When the bias on the gate exceeds the threshold voltage, current in the device flows from the drain
to the source and comprises the main channel current. In order to provide additional flexibility
in controlling the transition from linear to saturation region, the main channel current has been
divided into two parallel components as
Ichannel = I1+ I2 (5.1)
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Fig. 5.1: Topology of the power MOSFET model
where Ichannel is the total channel current of the device, I1 and I2 are the two channel components.
The Hefner IGBT model [106] has described this partition and provided a formulation that allows
the smooth transition from linear to saturation region of the device. The formulation has been
modified to de-couple the extraction of the model parameters and redefined in this model. Each
component of the channel current is treated independently and provides additional fidelity during
the parameter extraction process. For both current components, the different regions of operation
are defined as
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Channel State

Off if VGS < VTX
Linear if VGS ≥ VTX and VDIS ≤ VGS−VTXPVF
Saturation if VGS ≥ VTX and VDIS > VGS−VTXPVF
(5.2)
where X in all the equations is replaced by 1 and 2 to describe I1 and I2 components, VTX is the
threshold voltage, PVF is the pinch-off parameter, VGS is the applied gate-source voltage and VDIS
is the voltage between the internal drain node and the source. The channel current in each of the
operating regions is given as:
Linear Region
IX = KFX ·KPX
{
(VGS−VTX)VDIS−
(
PVF(yx−1)VDISyx (VGS−VTX)
(
2−yx
yx
))}(
1+
VDIS
VA
)
(5.3)
Saturation Region
IX = KPX
(VGS−VTX)2
1+THETAX(VGS−VTX)
(
1+
VDIS
VA
)
(5.4)
yx =
KFX
KFX−PV F/2 (5.5)
Threshold voltage of the power MOSFET is defined by VTX. The parameter PVF controls the
transition region from linear to saturation of the power MOSFET. Fig. 5.2 shows the variation of
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the output characteristics for an output characteristic sweep at VGS = 10 V for different values of
PVF. The current gain parameters KFX and KPX are joined continuously by the variable yx given
by (5.5). At higher gate voltages, the reduction in current due to transverse electric fields is given
by the term containing THETAX in (5.4). The formulation of the channel current is continuous in
the second order in order to allow proper convergence of the simulator and a continuous transition
from saturation to linear region.
Fig. 5.2: Controlling transition from linear to saturation using PVF
The on-state voltage drop across the power MOSFET is shared between the source contact
resistance, the channel and the drift layer resistance as
VDS = ID(Rdri f t +RS)+VDIS (5.6)
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Typically, the contact resistance is small as compared to the channel and the drift region resistance.
As a result, the source resistance can be approximated to be combined with the drift layer resistance
on the drain side as in (5.6) to reduce the number of internal nodes needed in the model to improve
simulation speed. The contribution of the drift layer resistance must be calculated accurately for
proper modeling of the device. The drift region resistance is given as
Rdri f t =
w
qANAµn
(5.7)
where w is the width between the depletion layers, and is given by
w = WB−2wdep (5.8)
wdep =
√
2εSiC (VDIS−Vbi)
qNA
(5.9)
Vbi = φT ln
(
NAND
ni2
)
(5.10)
where ND is the doping of the drift region, φT is the thermal voltage, Vbi is the built-in voltage across
the P-substrate/N-drift region and ni is the intrinsic carrier concentration of SiC. The doping of the
lightly doped drift layer (ND) is assumed to be 1016 cm−3, which is the typical value for SiC power
MOSFETs. The intrinsic carrier concentration and mobility in the lightly doped drift region as a
function of temperature are given in (2.2) and (2.7)
The current through the drift region is calculated as
IDri f t =
VDDI(
RS+Rdri f t
) (5.11)
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Since the drift region is in series with the channel region, the current in the two must be the same.
Thus, (5.1) and (5.11) are equated to iteratively solve for the voltage at the internal node DI.
Using the approximation of combining the source series resistance in the drift region, the number
of internal nodes reduces to 1, which greatly increases the simulation speed and improves model
convergence.
5.2.2 Transient Characteristics
A structure of the power MOSFET with internal capacitances is shown in Fig. 2.5. The main
capacitances in the structure are: (a) gate-source overlap and metallization capacitance, (b) source-
drain depletion capacitance and (c) gate-drain two phase overlap capacitance.
Typically, the source contact region is heavily doped in order to provide a good ohmic contact
between the metal and the source. The capacitor between the gate and the source is formed at
the gate-source metalization and the gate-source overlap region. The gate-source metalization
component is a constant parallel plate capacitor. The gate-source overlap component can also
be approximated as a parallel plate capacitor due to the high doping in the N+ region, which
causes very little variation in the depletion width in the N+ region during inversion. Since both
the capacitance components are constants, they have been combined into a single parameter, the
gate-source capacitance parameter CGSO. Thus, the gate-source capacitance and charge stored in
the capacitor are given as
cgs = CGSO (5.12)
qgs = cgs ·VGS (5.13)
The drain-source junction forms a P/N- junction, since the P-substrate region is always shorted to
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the source through the P+ contact. The resulting capacitor that forms between the drain and the
source regions is the depletion region capacitance of a P-N junction, which can be modeled as
cds = CDSO
(
1
1+VDIS/Vbi
)M
(5.14)
and the stored charge in the depletion region is given as
qds =
∫ VDIS
0
cds.dV (5.15)
qds =
CDSO.VbiM
1−M
[
(Vbi+VDIS)
(1−M)−Vbi(1−M)
]
(5.16)
The gate-drain junction is a series combination of the oxide capacitor under the gate and the
depletion region in the lightly doped drift region. The gate-oxide capacitance is constant and
depends on the active area and the oxide thickness. The depletion width under the gate-oxide
varies with the applied biases on the gate and the drain. The depletion region under the gate-oxide
disappears when the gate-oxide-drain structure reaches flat-band condition. The flat-band voltage
is defined by the parameter VFB. The gate-drain overlap capacitance is given as
cgd =
εSiC ·AGD
tgd
(5.17)
tgd = tox+wgd (5.18)
tox =
εSiC ·AGD
COXO
(5.19)
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wgd =

0 if VDIG ≤−VFB√
2εSiC (VDIG+VFB)
(qNA)
if VDIG >−VFB
(5.20)
where, AGD is the active gate-drain overlap area, tgd is the total charge thickness under the gate,
tox is the physical oxide thickness, wgd is the gate-drain depletion layer thickness, VFB is the flat-
band voltage, COXO is the gate-oxide capacitance per unit area and VDIG is the voltage between
internal node DI and gate node G. The gate-drain capacitor formulation results in a two-phase
capacitance, the value of which varies with the drain and gate voltage until the gate-drain voltage
reaches flat-band condition.
5.3 Parameter Extraction
The new power MOSFET compact model has been developed with a parameter extraction strategy
in mind that allows the user to extract the parameters using data available in datasheets. The
model contains 20 room temperature parameters and 10 temperature parameters that control the
temperature scaling of the room temperature parameters. Table 5.1 lists all the model parameters
with a brief description and classification as DC, CV or temperature parameter. For brevity, the
room temperature parameters are called nominal parameters.
The parameter extraction procedure consists of the following three main steps:
• Measurements
• Extraction of nominal parameters at room temperature
• Extraction of temperature scaling parameters
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5.3.1 Measurements
While the parameter extraction strategy can be followed by using data from device datasheets,
the data presented in the datasheet is often a mean-value data-set, with some variation in the data
going from one device to another. As a result, it is a good practice to verify the device data through
physical measurements to gain more insight into the device characteristics.
For the validation of the model in this dissertation, actual characterization data has been used
from the commercially available 1200 V, 20 A SiC power MOSFETs. The characterization has
been done using an Agilent B1505A Power Device Analyzer [107]. The power MOSFETs were
available in a TO-247 package for characterization. In addition, bare dies for the same device were
also available from Cree.
In order to characterize the bare-dies, they were mounted on a hot chuck in a Signatone High
Power Probe Station. A power MOSFET is a vertical device, with the gate and source on top and
the drain at the bottom. Since the chuck is electrically grounded, the dies cannot be directly placed
on the chuck. A probe-card was been developed in-house that allows the back-side contact of the
die with electrical isolation from the chuck. The gate and source terminals were probed from the
top surface of the die, while the drain terminal was probed from under the die using the copper-
plate of the spring-loaded probe-card. Thus, the drain terminal was electrically isolated from the
chuck. In order to characterize the power MOSFET over the entire temperature range, packaged
parts have been used, with the bare-die data used to validate the packaged device data.
The model requires the following measurements at room temperature in order to extract the
nominal parameters:
• Measurement 1: Input characteristics (ID - VGS)
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VGS swept from 0 V to 20 V in 0.1 V step
VDS constant at 10 V
• Measurement 2: Output characteristics (ID - VDS)
VDS swept from 0 V to 15 V in 0.1 V step (limit ID to 20 A)
VGS stepped from 0 V to 20 V in 2 V step
• Measurement 3: Transfer capacitances (CISS, COSS and CRSS)
CISS – Measure CGD and CGS between source and gate, and connect drain to shield/guard
cable, sweep VDS
COSS – Measure CGD and CDS between the drain and the gate, and short the source to the
gate, sweep VDS
CRSS – Measure CGD between drain and gate, and connect source to shield/guard cable,
sweep VDS
In addition, measurements 1 and 2 should be performed on at least 2 more temperature points
(mid-temperature and max-temperature) in order to extract the temperature scaling parameters.
5.3.2 Initialization of Parameters
Before starting the parameter extraction, some parameters were calculated and fixed for the rest of
the extraction process. TEMPC is the simulation reference temperature, and was set to 25. A is
the active device area and AGD is the gate-drain overlap area. If any information about the device
structure is not available, one should scale the value of A according to the current rating of the
device. For example, the value of A is 0.02 for a 20 A device, and can be changed to A 0.01 for a
10 A device. The adjustments in the current and capacitance of the device are absorbed by other
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parameters, which are optimized using the measured data. However, it must be noted that AGD
must always be less than A. One can start with a value of AGD as 0.75.A, and then optimize it in
later steps.
5.3.3 Extraction of Nominal Parameters
The general strategy while extracting model parameters is to extract the parameters in small groups.
Each group of parameters, once extracted serve as initial conditions for the sub-sequent extraction
steps. As a result, the sequence of extraction of the parameters becomes important and should
be followed. Some steps require a re-optimization of the previously extracted parameter values
along-with the new parameters. In those cases, the two steps are re-optimized until satisfactory fits
are obtained for both the extraction steps.
In the model, DC and capacitance parameters have been separated and are de-coupled from
each other. The parameter extraction process began with the extraction of all DC parameters.
First, parameters related to the input characteristics were extracted using measurement 1. Since
the drain voltage was kept at 10 V, and the gate-source voltage is swept from 0 V to 20 V, it was
ensured that the device went into saturation. During saturation, the current in the device is given
by (5.4), re-written here
IX = KPX
(VGS−VTX)2
1+THETAX(VGS−VTX)
(
1+
VDIS
VA
)
In the input characteristics, the low current region as shown in Fig. 5.3 was used to extract VT1
and KP1. VT1 is defined as the voltage around which the power MOSFET starts turning on, and
168
KP1 controls the slope of turn-on. Then, the high current region was used to extract VT2 and KP2.
VT2 is defined as extrapolated threshold voltage of the power MOSFET, while KP2 controls the
slope of the high current region. During the measurement, the current in the device was limited to
the rated value to avoid damaging the device. The result of optimization can be seen in Fig. 5.4.
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Fig. 5.3: Extraction of VT1, VT2, KP1 and KP2
Parameters related to the output characteristics were extracted next using measurement 2. The
channel current in the on-state is given by a combination of (5.4) and (5.3), where the linear region
current is given as
IX = KFX ·KPX
{
(VGS−VTX)VDIS−
(
PVF(yx−1)VDISyx (VGS−VTX)
(
2−yx
yx
))}(
1+
VDIS
VA
)
In the output characteristics, the low current region as shown in Fig. 5.5 was used to extract the
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Fig. 5.4: Measured (dash) and simulated (solid) input characteristics at room temperature
low current gain KF1, and the high current region was used to extract the high current gain KF2.
The transition from linear to saturation region was controlled by the transition parameter PVF. The
variation of the output characteristics with PVF has been shown in detail in Fig. 5.2. The slope
of the saturation region at low gate voltage values gave the value of Channel Length Modulation
parameter VA. The result of extraction of parameters from the output characteristics is shown in
Fig. 5.6.
After extracting all the DC parameters, the DC extraction steps were repeated in order to get
more fine tuned parameter values for the output and the input characteristics. There are two ways
to perform the parameter extraction. The first method is to do the extraction manually, using the
different data regions described in this section, and tuning the parameter values by hand to get
a good fit between the measured and simulation data. The second method is to create a series
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Fig. 5.5: Extraction of KF1, KF2, PVF and VA
of automated extraction steps, along-with an optimizer that can optimize the parameter values in
specified regions of the measured data. The second method requires additional setup time, but once
the setup for the parameter extraction recipe is completed, extracting multiple parameter sets for
different devices can be done very efficiently, and saves time in the long run.
In this dissertation, both methods were used. For manual extraction, the Saber simulator envi-
ronment from Synopsys [38] was used, because Saber allows the tuning of parameters on-the-fly,
and also allows the user to import Comma-Seperated-Value files (.csv), which store the measured
data. As a result, Saber simulation environment helps with the manual extraction process. For au-
tomated extraction, the ICCAP software from Agilent [92] was used. ICCAP is a model parameter
extraction tool, and it can interface with several commercial simulators like HSPICE, Saber and
Spectre. ICCAP also has several built-in optimizers that can be used with the interfaced simulator
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Fig. 5.6: Measured (dash) and simulated (solid) output characteristics at room temperature
to optimize the parameter values. The optimizer also features window definition, that allows the
optimization to be done on a specific region of the data. In addition, ICCAP offers the creation of
macros which are sequential steps of optimization for a given model. As a result, with the com-
bination of optimization regions and macro-creation, fully-automated extraction routines can be
implemented which allow the user to extract all the model parameters with a single macro.
After the extraction of DC parameters was completed, capacitance parameters were extracted.
Datasheets generally give values for the input, transfer and reverse capacitances, which relate to
the internal model capacitances as
CISS = cgd+ cgs (5.21)
COSS = cgd+ cds (5.22)
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CRSS = cgd (5.23)
Parameters related to cgd were extracted first because cgd is directly calculated from CRSS as
shown in Fig. 5.7. If the thickness of the oxide is known from process information, COXO can
be calculated directly using (5.19), and the initial value of AGD. If thickness of the oxide is not
available, then parameters COXO and AGD can be adjusted to control the value of CRSS. The
variation of CRSS with VDS is due to the movement of the depletion boundary under the gate in the
drift region, which depends on the doping density parameter NA of the drift region. Thus, using
the CRSS-VDS data, the value for NA was extracted.
After extracting parameters related to cgd, the value of CGSO was extracted which controlled
the value of cds. CGSO is simply the difference in the value of CISS and CRSS as seen from (5.21)
and (5.23). Finally, parameters CDSO and M related to cds were optimized using COSS - VDS data.
The various steps of extraction of capacitance parameters are shown in Fig. 5.7. The result of
extracting capacitance parameters is shown in Fig. 5.8.
5.3.4 Temperature Scaling
Once the nominal parameters are extracted, the model is complete and ready to be used for room
temperature simulations. However, if device performance over temperature is needed, the model
parameters need to scale with temperature. Several nominal parameters have temperature scaling
parameters associated with them that scale their values for a given temperature. There are two
approaches to extract the temperature scaling parameters.
The first approach is to extract the temperature scaling parameter for the corresponding nominal
parameter at the elevated temperature directly using the steps described in Section 5.3.2. In the
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Fig. 5.7: Extraction of capacitance parameters
extraction procedure, the temperature scaling parameter is used instead of the nominal parameter.
For example, in order to extract the temperature scaling for VT1, the model is simulated at the
elevated temperature (225 °C), and the corresponding temperature scaling parameter VT1TEXP
is extracted at 225 °C. The extract temperature scaling parameters are then verified at a middle
temperature point (125 °C e.g.,) to ensure that the temperature scaling is valid throughout the
temperature range and not just at the end-points. This approach is simpler and less time consuming
and is recommended in the course of normal model usage.
The second approach is suggested if the built-in temperature scaling equations cannot suffi-
ciently predict the device performance over the entire temperature range. This happens if the
devices are from a new process, with a different temperature variation trend, or if the model is
being used outside of the intended temperature range. For example, if the model is used for a
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Fig. 5.8: Measured (dash) and simulated (solid) C-V characteristics at room temperature
hypothetical device that can withstand 350 °C, the temperature scaling of the model may not be
sufficient to describe the effects beyond 225 °C. The second approach enables the user to derive
the temperature scaling behavior of the model, and change the underlying scaling equations in the
model to meet their needs.
The second approach, also known as isothermal extraction procedure starts with the extraction
of all nominal parameters at each temperature. The temperature scaling in the model is turned off
by setting the model reference temperature TEMPC equal to the simulator temperature TRe f (set
inside the simulator options) equal to each of the elevated temperature points. When TEMPC =
TRe f , all the temperature scaling equations inside the model are off, as all the temperature scaling
equations are a function of either TEMPC/TRe f or TEMPC−TRe f . Once the parameter extraction
procedure is used at different temperature points, a set of nominal parameters as a function of
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temperature is obtained. Using these functions, new temperature scaling equations can be defined,
which effectively scale the model parameters with temperature. The second approach was used to
develop the temperature scaling equations in the model. However, the first approach was also used
to re-extract and verify the temperature scaling parameters. Temperature scaling equations for all
the nominal parameters are given as
KPXT = KPX
(
TEMPC
TRe f
)KPXTEXP
(5.24)
KFXT = KFX
(
TEMPC
TRe f
)KFXTEXP
(5.25)
T HETAXT = THETAX
(
TEMPC
TRe f
)THETAXTEXP
(5.26)
V T XT = VTX−VTXEXP
(
TRe f −TEMPC
)
(5.27)
VAT = VA−VATEXP
(
TRe f −TEMPC
)
(5.28)
In addition to the temperature scaling equations, the material constants are also scaled with tem-
perature. Note that the scaling of material constants depend on absolute simulation temperature,
and not the reference temperature of the model. This is the main reason for performing the isother-
mal extractions at each elevated temperature and turning off the model’s temperature scaling and
not just extracting model parameters at room temperature for different temperature data-sets. The
temperature scaling of intrinsic carrier concentration and mobility in the model is given in (2.2)
and (2.7), respectively. A list of all the extracted values of the parameters for the power MOSFET
model are given in Table 5.1
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5.4 Model Performance
Parameters for the commercially available 1200 V, 20 A SiC power MOSFET from CREE [32]
were extracted for a temperature range of 25 °C to 225 °C. In order for a model to be validated, it
must reproduce a good match between the measured device and simulated characteristics in DC,
CV, and transient characteristics. In the following sections, the performance of the model has been
presented for the DC, CV and switching characteristics of the device.
5.4.1 DC Performance
The simulated and measured input characteristics of the power MOSFET at 25 °C, 125 °C and
225 °C are shown in Fig. 5.9. Good agreement is observed between the model and the simulation
lending confidence in the model. The simulated and measured output characteristics at the three
temperatures are shown in Figs. 5.10 – 5.12. Good match between the simulation and measurement
verified the extracted DC parameters over temperature.
It can be seen from the output characteristics that SiC power MOSFETs have a gradual tran-
sition from linear to saturation region. In these devices, the resistance of the drift region is low
due to high doping in the drift region. In addition, due to low surface mobility of SiC, the chan-
nel resistance is high and the channel has a high transconductance. As a result, the enhanced
transconductance coupled with low drift region resistance causes the device to transition smoothly
from linear to saturation. A good description of the transition by the model is essential in properly
reproducing the device characteristics in the transition region.
Another important point to be seen from the output characteristics is the opposite behavior
of on-state resistance of the drift region and the threshold voltage. As temperature increases,
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the threshold voltage decreases as seen in Fig. 5.9. With increasing temperature, the on-state
resistance of the drift region increases due to increased lattice scattering of the electrons. The
two mechanisms oppose each other, and their effects can be seen by observing the drain current
at gate-source voltage of 20 V and 6 V in Figs. 5.10 – 5.12. Due to the reduction in threshold
voltage, the 6 V gate-source voltage drain current actually increases with temperature going, while
the 20 V gate-source voltage drain current decreases with increasing temperature due to increase
in the on-state resistance of the drift region which becomes predominant at higher current levels.
Accurate modeling of this effect is important to properly model the device over temperature. A
schematic for DC characterization of the power MOSFET is shown in Fig. 5.13
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Fig. 5.9: Measured (dashed) and simulated (solid) input characteristics over temperature
178
04
8
12
16
20
0 2 4 6 8 10 12 14
D
ra
in
 
cu
rr
en
t (
A
)
Drain-Source voltage (V)
VGS = 6V
8V
10V
12V16V20V
25 °C
Fig. 5.10: Measured (dashed) and simulated (solid) output characteristics at 25 °C
5.4.2 Transient Performance
During the parameter extraction procedure (Section 5.3.3), the CV characteristics of the device
were used to extract the transient capacitance parameters. However, in order to verify that the ex-
tracted capacitance parameters simulate the switching behavior of the device well, it was important
to verify the performance of the model with device data from a transient test, like a resistive load
switching test.
The switching performance of the the device was tested using a single pulse resistive load test
as shown in Fig. 5.14. The pulse voltage signal was provided by an external gate-driver switching
between 15 V and -8 V. A 41.7Ω load was used which was characterized to have a 200 nH parasitic
inductance. A 1200 V, 20 A Schottky diode from Semisouth (SDP20S120D) [108] was used as a
179
04
8
12
16
20
0 2 4 6 8 10 12 14
D
ra
in
 
cu
rr
en
t (
A
)
Drain-Source voltage (V)
VGS = 6V
8V
10V12V16V20V
125 °C
Fig. 5.11: Measured (dashed) and simulated (solid) output characteristics at 125 °C
free-wheeling diode in parallel to the load resistor. A 10 Ω resistor was connected to the gate of
the power MOSFET to control the turn-on and turn-off times of the device. The DC bus voltage
used for the setup was 200 V.
The measured and simulated drain voltage and current waveforms during turn-on are shown
in Fig. 5.15 and 5.16. The gate-voltage during turn-on is shown in Fig. 5.17. The effect of
the Miller effect through the non-linear gate-drain capacitance can be seen in the gate-voltage
waveform. It is accurately modeled by the formulation of the gate-drain capacitance as described in
Section 5.2.2. Good agreement is observed between the measurements and simulation, which lends
confidence in the developed model. With the verification of the DC performance over temperature,
C-V performance and the transient performance of the model with characterization data from the
real device, the model validation is complete. The developed power MOSFET model has been
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Fig. 5.12: Measured (dashed) and simulated (solid) output characteristics at 225 °C
used extensively in a number of different system-level simulations, and has also been validated for
convergence and simulation performance.
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182
-50
0
50
100
150
200
250
1 1.5 2 2.5 3 3.5
D
ra
in
 
Vo
lta
ge
 
(V
)
Time (µs)
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Fig. 5.17: Measured (dash) and simulated (solid) gate voltage waveform during turn-on
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Table 5.1: Parameters in the Power MOSFET Model
Parameter Description Classification Value
TEMPC Reference Temperature (°C) Initialization 25
A Device active area (cm-2) Initialization 0.02
AGD Gate-drain active area (cm-2) Initialization 0.013
CDSO Drain-source zero-bias capacitance (F) CV 5.5×10−10
M Drain-source depletion capacitance parame-
ter
CV 0.3
COXO Gate-oxide capacitance (F) CV 2.6×10−12
VFB Effective Flat-band voltage (V) CV 0.1
NA P-Substrate doping (cm-3) CV 3.1×1015
CGSO Gate-source overlap capacitance (F) CV 1.6×10−9
PVF Transition parameter DC 0.54
VT1 Channel 1 threshold voltage (V) DC 3.5
VT2 Channel 2 threshold voltage (V) DC 6.15
THETA1 Channel 1 transverse field reduction parame-
ter (V-1)
DC 1.2×10−3
THETA2 Channel 2 transverse field reduction parame-
ter (V-1)
DC 1.2×10−3
KP1 Channel 1 current gain parameter (A/V2) DC 0.36
KP2 Channel 2 current gain parameter (A/V2) DC 0.54
KF1 Channel 1 saturation gain factor DC 3
KF2 Channel 2 saturation gain factor DC 5
VA Early voltage parameter (V) DC 35
RS Source resistance (Ω) DC 0.02
VT1TEXP VT1 Temperature Slope (V/T ) Temperature −1.1×10−2
VT2TEXP VT2 Temperature Slope (V/T ) Temperature −1.2×10−2
KP1TEXP KP1 Temperature Exponent Temperature 0
KP2TEXP KP2 Temperature Exponent Temperature -0.7
KF1TEXP KF1 Temperature Exponent Temperature 0
KF2TEXP KF2 Temperature Exponent Temperature 0
THETA1TEXP THETA1 Temperature Exponent Temperature 4.8
THETA2TEXP THETA2 Temperature Exponent Temperature 4.8
VATEXP VA Temperature Slope (V/T ) Temperature 0
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Chapter 6
Model Simulation Verification
This chapter is where the rubber meets the road, and the models described in previous chapters
are put to test in large system level simulations. The first step in model verification is model
validation with real device data. This has been presented in Chapters 4 and 5 in conjunction with
the model development. While single instances of a compact model may follow the measured
data well and converge for different bias conditions, when more than one device is introduced in
a system with other components like other devices, resistors, capacitors etc., the compact model
has to be mathematically well-formulated so that it converges for all simulation conditions. Model
simulation verification is done to check the model for convergence problems, inconsistencies in
large simulations, satisfactory simulation times and other metrics that are important when using
the models.
The low voltage SiC MOSFET model was used to simulate and design a complete gate-driver
chip in SiC. The gate-driver chip design contains over 20,000 instances of the low voltage SiC
PSP model including paralleled MOSFETs to increase multiplicity M. The whole simulation sys-
tem consisted of the gate driver circuit driving the power stage consisting of six power MOSFET
model instances, each being hard-switched independently. In addition, parasitic elements were
also been extracted from layout and used in the circuit. The entire system posed a very rigorous
and rugged test-bench for the developed models. While a discussion of the complete gate-driver
chip simulation is outside the scope of this document, results from the simulation of the voltage
reference circuit, used in the gate driver chip have been presented here for validation of the models.
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6.1 1.5 V Reference Circuit
Mayorga et al. have designed a 1.5 V reference circuit was designed using the developed models
for the gate-driver chip. The gate driver chip operates with 0 V and 20 V available as inputs. It is
desirable to be able to provide a negative VGS to the power MOSFET during operation to be able to
fully turn it off, especially at elevated temperatures. The negative VGS is also important to provide
a noise margin to the system. In order to obtain a negative VGS for the power MOSFET using a 0 V
to 20 V power supply, the 1.5 reference circuit was connected to the source of the power MOSFET,
and the 0 V of the gate driver was connected to the gate of the power MOSFET. This enabled a VGS
swing of 20 V, with -1.5 V on the low side and 18.5 V on the high side, and provided the necessary
negative VGS.
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1.5 V OUT
G
200 Ω
100 nF 1.5 kΩ
1 kΩ 1 µF
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D
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G
D S
B
1 µF
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Fig. 6.1: Schematic of the 1.5 V reference circuit
The schematic of the 1.5 V reference circuit is shown in Fig. 6.1. It consisted of a voltage
divider circuit, followed by a step-down capacitor circuit to switch the voltage down. The output
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of the circuit consisted of a capacitor that could provide the transient current required by the power
MOSFET during turn-on and turn off (estimated to be ~1.5 A). The Transistor 4X block in the
circuit comprised of four MOSFETs in parallel, each with 100 fingers as shown in Fig. 6.2. The
transistors were controlled by complementary control signals CTRL1 and CTRL2, which were
generated using ring-oscillator circuits on chip, which will not be discussed. The switched capac-
itor network was used to step the voltage down using the 1.5 kΩ and 1 kΩ resistors. The second
Transistor 4X block allowed voltage sharing between the two large 1 µF capacitors and the 1 kΩ
resistor provided a current path to ground.
The voltage reference circuit was connected to the source of the power MOSFET model in a
clamped inductive test circuit to evaluate hard-switching losses. The schematic of the clamped
inductive circuit is shown in in Fig. 6.3. The circuit was evaluated at a 50% PWM duty cycle.
In a transient simulation, the current in the inductor ramps up with time, so the circuit cannot be
operated indefinitely. Given the value of the inductor and the initial conditions, the final value of
the current after any given number of cycles can be calculated by theory. If the system simulates
correctly, the output of the 1.5 V reference circuit is not expected to change and maintain a steady
value of 1.5 V.
The transient simulation of the clamped inductive circuit was performed as follows. The circuit
was powered up by applying values of VDD and VSS at t = 0. At t = 4 µs, the output of the gate-
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Fig. 6.3: Schematic of the clamped inductive circuit
driver was applied to the power MOSFET, and the gate-driver generated a gate-signal with a 50%
duty cycle, 1 µs period and 2 ns rise and fall times. The gate driver became active at t = 4 µs to
allow the voltage reference circuit ouput to stabilize at the 1.5 V value. The load inductance was
set to 50 µH and the initial current in the inductor was 0 A. The DC link across the power MOSFET
was 400 V. With the circuit setup, the inductor current was expected to ramp up at a rate of 8 A /
µs. The final current in the inductor was determined by the on-time of the PWM signal, which was
set to 1 µs.
Fig. 6.4 shows the power-up of the 1.5 V reference circuit from t = 0 s. The gate-signal
to the power MOSFET was applied at t = 4 µs. Fig. 6.5 shows the simulated gate-voltage and
gate-current of the power MOSFET, the load current in the inductor, and the output of the 1.5 V
reference circuit during hard-switching of the power MOSFET. The inductor current was seen to
increase as expected at a rate of 8 A / µs. The gate current in the power MOSFET was seen to peak
at 1.5 A during turn on and turn off cycles. The shape of the waveforms and peak values verified
the correct operation of the circuit.
The clamped inductive circuit validated the low voltage and power MOSFET models for the fol-
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lowing criteria:
• Hard switching: In the clamped inductive circuit, the power MOSFET was driven hard by
the low voltage gate-driver circuit. Thus, the proper operation of the circuit verified proper
switching action of the power MOSFET model and the transient performance of the low
voltage MOSFET model.
• Digital simulation: The control signals CTRL1 and CTRL2 were generated using ring os-
cillator circuits on-chip. Since ring-oscillators comprise of several stages of back-to-back
inverters, the proper generation of control signals verified the proper transient operation of
the low voltage MOSFET models.
• Analog simulation: The 1.5 V reference circuit generated an analog signal of 1.5 V irregard-
less of the output load conditions. The simulation results showed that the output of the 1.5 V
reference circuit stayed constant at 1.5 V, and verified the analog behavior of the low voltage
MOSFETs. Moreover, several other analog circuits were also designed on the chip includ-
ing under-voltage lockout protection (UVLO), current sense amplifier and Schmitt trigger
circuits using the low voltage MOSFET models.
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• Convergence: Perhaps the most important result of the circuit simulation was that the mod-
els simulated without any convergence problems over the entire temperature range. In order
to ensure convergence under all conditions, parasitic elements for the entire layout were ex-
tracted and fed back into the netlist of the clamped inductive circuit. The entire system with
parasitics simulated successfully, verifying the absence of any convergence issues with the
models
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Chapter 7
Conclusion And Future Work
7.1 Summary
The objective of the work presented in this dissertation was to develop compact models for SiC
low voltage and power MOSFETs, which would aid the design of integrated systems in SiC. Using
the developed models, an integrated gate-driver chip (IGDC) in SiC was developed and is currently
in fabrication. The IGDC will enable on-chip control of SiC power MOSFETs, which would result
in operation at elevated temperatures and high frequency operation than what is currently possible
with state of the art Si technology. The 2 µm SiC process from Cree has been characterized to
show promising performance up to 225 °C for the development of low voltage SiC MOSFETs.
Some fabrication problems like mobile ion contamination in the threshold adjust enhancement
MOSFETs were discovered while characterizing the new process, and were relayed back to Cree
to improve the process flow. A test chip was designed to characterize the new process, and it will
serve as a template for future iterations of the process.
Using the test-chip, extensive characterization of low voltage SiC MOSFETs was done over a
wide range of geometries and temperatures. Due to larger operating voltages in the SiC MOSFETs,
short channel effects were seen at channel lengths of less than 4 µm. Moreover, the impact of
interface states on the temperature behavior of SiC MOSFETs was also been characterized for a
wide-range of geometries. Using the characterization data, a SiC version of the PSP compact model
was developed with new equations for mobility, band-gap and intrinsic carrier concentration of 4H-
SiC over temperature. In addition, the new PSP model was scaled over temperature and geometry
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to better reflect the behavior of the SiC MOSFETs over temperature. For example, the on-state
resistance of the enhancement MOSFETs decreases with temperature, contrary to what is found
for Si devices. The main reason for this behavior is the reduced occupancy of interface states
at elevated temperatures, which results in more electrons available for conduction in the channel
region for any given gate voltage. This effect was captured by using the appropriate temperature
scaling parameters in the enhancement MOSFET model.
Another important impact of this work is that a solid foundation has been provided for the
development of a closed form analytical compact model with a mathematical description of the
large density of interface states found in SiC low voltage MOSFET surfaces. The biggest challenge
currently faced by SiC MOSFETs is the presence of a large density of interface states, and it is
important to account for the effect of the interface state occupancy to yield physically accurate
device characteristics. This work presents a numerical representation of the fundamental surface
potential equation in the presence of the interface states distribution, found in 4H-SiC.
A temperature scaled compact model for the commercially available 1200 V, 20 A SiC power
MOSFET was also developed. The model shows excellent agreement with measured device char-
acteristics over temperature. In addition, the model was tested for convergence behavior in several
power system applications. The power MOSFET model also features a charge-conserving capac-
itance equation formulation that is continuous across the entire bias range. The power MOSFET
model is available in the Verilog-A and MAST modeling languages.
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7.2 Primary Contributions
The primary contributions of this work are:
• Design, layout and fabrication of a test-chip to characterize new 2 µm process in SiC
• Characterization of low voltage enhancement and depletion SiC MOSFETs of different ge-
ometries over wide temperature
• Development of modified geometry and temperature scaled PSP low voltage compact model
for SiC MOSFETs
• Formulation of the numerical equation for the surface potential equation in the presence of
an interface state distribution found in 4H-SiC surfaces
• Development of the power MOSFET model, and optimization of the model for the commer-
cially available 1200 V, 20 A power MOSFET
• Validation of the developed models by enabling the design of a complete integrated gate-
driver chip on SiC
7.3 Future Work
The focus of this work has been to deliver compact models for SiC low voltage MOSFETs and
the commercially available 1200 V, 20 A SiC power MOSFET. During characterization of the low
voltage MOSFETs, the main focus has been on the DC and CV characteristics of the devices over
temperature. The low voltage MOSFETs can also be used for high frequency operation. A thor-
ough study of the low voltage MOSFETs for their high frequency small-signal performance over
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temperature would be of interest to the industrial and academic community. Another important
performance metric that should be analyzed is the noise performance of the devices. The noise
behavior of the low voltage MOSFETs over temperature is important when designing amplifiers
and RF-circuits.
An area of extension of the low voltage model is the extraction of temperature scaling param-
eters for the geometry scaling parameters. In the current version of the model, the temperature
scaling and geometry scaling performance of the devices have been assumed to be independent
of each other and extracted independently. A more accurate parameter set would also include the
temperature scaling of the geometry scaling parameters, and could be developed in future iterations
of the model.
The study of interface states in SiC metal-oxide surfaces has been a perennial topic of interest
in the SiC community. Currently, the large density of interface states in SiC MOSFETs heavily
influences the performance of these devices. Accurate modeling of interface states is vital while
designing circuits with these devices. The numerical model developed in this work for including
the effect of interface states in the surface potential equation provides a solid foundation for the
development of a new analytical approximate solution for the surface potential equation in the
presence of interface states. Such a solution can be directly implemented in the native PSP model,
to allow a geometry and temperature scaled compact formulation for SiC low voltage MOSFETs
in the presence of interface states.
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7.4 Conclusion
With rapid advancements in SiC processing technology, full-scale development of integrated cir-
cuits in SiC is not a distant dream. Designing integrated circuits in SiC would result in highly
integrated systems, which can operate at high power densities in harsh environments with high
efficiency. The characterization data presented in this work provides valuable information to the
device manufacturers, who can improve their existing processes to get a better overall process.
Better process result in higher circuit yields and lower costs, which is one major factor that will
govern the adoption of SiC in the near future.
It is often the case that circuits are only as good as the models used to design them with. Having
accurate and robust compact models for a new process is a tremendous asset, and provide the most
basic building blocks to design circuits with. This work aims to fill the void of low voltage SiC
compact models, and pave the way for designers to work their magic with SiC. The integration
of low voltage and high voltage SiC components on the same chip will revolutionize the face of
power systems of the future.
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